An area efficient low noise 100 Hz low-pass filter

Ølgaard, Christian; Sassene, Haoues; Perch-Nielsen, Ivan R.

Published in: Proceedings of the IEEE International Symposium on Circuits and Systems

Link to article, DOI: 10.1109/ISCAS.1996.539883

Publication date: 1996

Document Version
Publisher’s PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
AN AREA EFFICIENT LOW NOISE 100 Hz LOW-PASS FILTER

Christian Olgaard1, D. Haoues Sassene2 and Ivan R. Nielsen3
Center for Integrated Electronics, Technical University of Denmark, Denmark

1CIE, Presently with National Semiconductor Corp.
coe@marconi.nsc.com
2CIE, Presently with GN-Danavox A/S, Denmark
dhs@it.dtu.dk
3CIE, Presently with NOKIA Mobile A/S, Denmark
Ivan.Riese@nokia.com

ABSTRACT
A technique [1] based on scaling a filter’s capacitor currents to improve the noise performance of low frequency continuous-time filters is presented. Two 100 Hz low-pass filters have been implemented: a traditional low-pass filter (as reference), and a filter utilizing the above mentioned current scaling technique. The two filters utilize approximately the same silicon area. The scaled filter implements the scaling by use of a MOS based current conveyor type CCII- [2]. Measurements indicate that the current scaled filter results in a noise improvement of approximately 5.5dB over the reference filter when a class A/B biasing scheme is used in the current divider. Obtaining identical noise performance from the reference filter would require a 3.6 times larger filter capacitor. This would increase the reference filter’s die area by 100%. Therefore, the current scaling technique allows filters with improved noise performance/dynamic range, given a fixed silicon area and a fixed power supply.

1. INTRODUCTION
Fully integrated continuous-time (C-T) low-pass filter design has always been a non-trivial task to the designer. Problems like variation of the passive components’ absolute value and a limited silicon area makes it a challenge for any designer to perform a smooth silicon implementation. Presently, many techniques to solve the problems of component variation have been presented [3].

However, given the current trend of lowering the supply voltages, new problems may arise. A lowering of the supply voltage reduces the maximum obtainable dynamic range (signal to noise ratio). It is well known that for a large number of filter topologies, the dynamic range is limited by the kT/C factor [4] - thus, the dynamic range is limited by the silicon area being allowed for capacitors in the given filter implementation.

This paper presents a technique to improve the noise performance of a filter given a fixed silicon area. The technique is based on down-scaling the current flowing into the filter’s capacitor. By down-scaling the capacitor’s current, the capacitor will appear bigger when seen from the outside. This allows smaller resistor values to be used, thus, less noise.

To illustrate the possibilities of the current scaling technique, two 100 Hz first order low-pass filters have been implemented. A reference filter utilizing a traditional topology, and a filter topology utilizing current scaling. The two filter topologies are shown in Fig. 1. Both filters utilize about the same silicon area. The current-scaler is implemented as a Current Conveyor type II (CCII) operated in class AB

\[ H(s) = \frac{-1}{sRC + 1} \]  

Assuming a noiseless operational amplifier, the total output noise can be determined by

\[ n^2_{out} = \int^\infty_0 \frac{4kT \cdot 2R}{(2\pi fRC)^2 + 1} df = 2 \cdot \frac{kT}{C} \]  

Equation(2) indicates the kT/C relationship - the factor of two originates from the fact that two resistors are used. As already concluded a large capacitor value is required to obtain low noise. However the chip area limits the capacitor’s value. To overcome the problem of limited on-chip capacitor values, current-scaling can be utilized. If the current flowing into a capacitor is down-scaled by a factor N, then the capacitor will appear N times bigger. Current scaling can be implemented in the lowpass filter as shown in fig. 1. Note that the block performing the current-scaling must have a virtual ground input in order for the filter topology to work. The introduction of the current scaler (N:1) reduces the filter resistors by a factor N (R = \( R' = \frac{1}{N} \)), thus re-

\[ V_{in} \rightarrow \frac{R}{2} \rightarrow \text{Current Scaling} \rightarrow \frac{1}{N} \rightarrow V_{out} \]  

Figure 1. LP-Filter: Reference (left), Current-scaled (right)
The output referred noise density of one of the output current mirrors is given by

\[ \hat{v}_{\text{out,ref},i} = \frac{2}{3} \left( \frac{1}{N} + 1 \right) \cdot 4kT \cdot G_m \cdot \frac{1}{A_L} + \frac{1}{A_R} \cdot K_F G_m^2 \cdot \frac{1}{f \cdot C_{ox}} \]  

where \( \hat{v}_{\text{out,ref},i} \) is the white noise component, \( v_{\text{out,f}} \) is the flicker noise component, \( A_L \) and \( A_R \) are the gain areas of the left (input) and right (output) branches of the output mirrors, and \( K_F \) is the flicker noise coefficient. The two output current mirrors are sized for equal (low) transconductance.

The value of the flicker noise highly depends on transistor sizes. The flicker noise is minimized by distributing a total area optimally among the CCII's 8 mirror transistors using the formula presented in [1]. The shown W/L ratios in fig. 2 are based on a total gate area of 100000 μm².

4. LAYOUT & SIMULATION

The current-scaling filters were designed using the topology shown in fig. 1 (right) with a feedback capacitance of 100pF and a current-scaling factor of 100. Both filters use the same low noise two-stage Miller compensated BiCMOS opamp. The opamp is also used in the MOS CCII-current scaler. The process used is the HBiCMOS from Mietec (3μ) offered through Eurochip (now EuroPractice).

The layout of both filters is shown in fig. 3. It is observed that the two filters have approximately the same size. The resistors are implemented using high ohmic poly (2kΩ/μ), and the capacitors are of the poly/diffusion type.

4.1. Simulation

Fig. 4 shows the simulated amplitude response and noise spectra of the two filters. The scaled filter shows a clear improvement in thermal (white) noise but it shows a slight increased flicker noise level. The latter originates from the flicker noise of the current mirrors. The opamp and the current mirrors were designed to have approximately the same flicker noise contribution. The current scaler is biased at 0.1% of the max. current. The obtained noise performance is summarized in table 1. Note, that the current scaled filter has a noise performance which is significantly better than the \( 2kT/C \) "limit" of the reference filter - it is even better than the \( kT/C \) "limit" of a purely passive implementation.
Filter Topology | Total Noise \( \sqrt{\text{Vrms}} \) | Total Noise 
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference Filter</td>
<td>0.2424 ( \mu \text{V rms} )</td>
<td>+0.1879 dB</td>
</tr>
<tr>
<td>Scaled Filter</td>
<td>0.7810 ( \mu \text{V rms} )</td>
<td>-5.5374 dB</td>
</tr>
</tbody>
</table>

Table 1. Noise performance of the filters versus the noise of the passive components \( \frac{kT}{C} \).

A slight deviation from the reference filter's close to ideal amplitude response is observed for the current scaled filter. This deviation originates from poles generated in the current divider's large mirror transistors (large parasitic capacitances) combined with its extremely low bias current.

To verify the large signal behavior, distortion measurements were performed on the current scaled filter when using a +/- 4V input signal. The measured total harmonic distortion @ 100Hz is less than 0.1%. This indicates that the current scaled topology preserves the large signal behavior, thus the topology allows an increased dynamic range.

6. CONCLUSIONS

A technique to improve the dynamic range in low frequency, low-noise, continuous-time filters is presented. The technique makes it possible to integrate a filter with a higher dynamic range/lower noise without using extra silicon area. The technique relies on down scaling the currents flowing into the filter's capacitors. This allows the filter's resistor values to be reduced, thus less noise will be generated by the passive components. To obtain an overall noise improvement, a class A/B biasing scheme is required, combined with a careful sizing and layout of the transistors in the current-scaler.

Two prototype 100Hz first order low-pass filters were designed and fabricated. The two filters occupy about the same silicon area. Measurements confirm that the current scaled filter has an improved noise performance. The filter shows a noise improvement of about 5.5 dB over the reference filter without affecting the dynamic range. If a similar noise performance were to be obtained using the reference filter topology, then the capacitor had to be 3.6 times larger. Therefore, the current scaled filter topology demonstrates an area improvement of approximately 50% over the reference filter. Finally, it should be noted that the current scaled filter's noise performance extends the \( kT/C \) "limit" many filter topologies exhibit (see table 1).

7. REFERENCES

REFERENCES


Figure 5. Transfer function: Reference- and Scaled-Filters

Figure 6. Noise spectrum: Reference- and Scaled-Filters