VLSI implementation of a fairness ATM buffer system

Nielsen, J.V.; Dittmann, Lars; Madsen, Jens Kargaard; Lassen, Peter Stuhr

Published in:
Conference Record of IEEE International Conference on Communications

Link to article, DOI:
10.1109/ICC.1996.541268

Publication date:
1996

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
VLSI Implementation of a Fairness ATM Buffer System

J.V. Nielsen, L. Dittman, J.K. Madsen, and P.S. Lassen
Center for Broadband Telecommunications
Electromagnetics Institute
Technical University of Denmark
Building 348, DK-2800 Lyngby, Denmark
e-mail: ld@emi.dtu.dk

ABSTRACT — This paper presents a VLSI implementation of a resource allocation scheme, based on the concept of weighted fair queueing. The design can be used in Asynchronous Transfer Mode (ATM) networks to ensure fairness and robustness. Weighted fair queueing is a scheduling and buffer management scheme that can provide a resource allocation policy and enforcement of this policy. It can be used in networks in order to provide defined allocation policies (fairness) and improve network robustness. The presented design illustrates how the theoretical weighted fair queueing model can be approximated with a model feasible for practical implementation. This approximated model has been implemented as a VLSI component.

I. INTRODUCTION

One of the major advantages of the B-ISDN/ATM is the integration of different services. Multiple traffic management policies can be integrated and high network utilization can be achieved. The network can use sophisticated cell scheduling and queue management methods in order to support complex traffic management policies.

The ITU-T [1] and The ATM Forum [2] are currently working on a new service class. The standardization term is Available Bit Rate (ABR). The ABR service class is intended for applications with elastic bandwidth requirements. Resources are allocated according to defined fairness policies. In order to support the ABR service class, the network can implement sophisticated cell scheduling and buffer management methods in the network switch elements.

Fig. 1. Switch element with queueing units.

A network switch element can employ cell queueing in order to prevent cell loss when congestion occurs in the switch element. Congestion takes place, when the traffic load on an output port exceeds the output port’s link rate. Fig. 1 illustrates a switch element with queueing units. The queueing units can be located at the input, the output or internal to the switch unit ports.

The service classes that can be supported in a network will depend on the architecture of the queueing units in the switch elements. The architecture of the queueing units can be divided into three categories, which are illustrated in.

A: Single queue  B: Priority queues  C: Per-connection queues

Fig. 2. Three different queueing unit architectures.

The cell scheduling and queue management methods most often found in ATM networks of today, is first-in first-out (FIFO) scheduling with a single queue shared by all connections (see Fig. 2a). In order to support integration of traffic with different service requirements, the shared queue can be segmented into multiple shared queues that are scheduled according to defined priorities (see Fig. 2b). A cell scheduling and buffer management method that offers several advantages compared to shared queue methods, is weighted fair queueing [5][6][7] (see Fig. 2c). The queueing is per-connection with FIFO queues, and scheduling is performed according to a weighted allocation policy. The weighted fair queueing method can provide:

- Weighted bandwidth allocation policies with enforcement of that policy. Bandwidth is allocated on a per-connection basis according to relative weights (fairness).
- Isolation of users. Well-behaving users can be protected from misbehaving users exceeding their allowed transmission rates, thereby improving network robustness.
- Queue length can be allocated along a network connection path on a per-connection basis.
- Scalability. Queue capacity can be scaled to match a connections distance, speed, and number of traversed nodes.
- Smooth flow of cells.

From the above listed features, it can be understood that weighted fair queueing has strong theoretical support. Fairness and robustness are some of the major advantages that weighted fair queueing can provide. These advantages are important criteria for networks supporting the ABR service class.
This paper will illustrate that weighted fair queueing not only has strong theoretical support, but is also well suited for practical realization at relatively low implementation cost. The theoretical model has been approximated in order to make practical realization feasible. This approximated weighted fair queueing model has been implemented as a VLSI design.

II. WEIGHTED FAIR QUEUEING

A. Theory

Fair queueing originated as a congestion control device preventing misbehaving users from affecting the service offered to others [3]. The idea was later substantially revised and applied to fixed size packets with weighted bandwidth allocation [4]. Since then, several authors have independently rediscovered the same approach to weighted fair queueing applied to fixed size packets [5][6][7].

Weighted fair queueing can be viewed as a realization of the round robin service discipline where cells from per-connection queues are served in cyclic order. The service to different connections can be modulated by applying weights determining at which rate connections are served within a cycle. The weighted fair queueing algorithm is illustrated below:

- When a cell from connection \( i \) reaches the front of its per-connection queue:
  - Stamp the cell with the value of \( \text{Last Timestamp} + \frac{1}{w_i} \), where \( w_i \) is a relative weight defined per connection.
- When a cell slot is available on the outgoing link:
  - Transmit the cell with the lowest timestamp value.
  - Set \( \text{Last Timestamp} \) equal to the timestamp of the transmitted cell.

The algorithm can be explained in few words: When cells arrive at the switch element they are queued in per-connection FIFO queues. A cell will reach the front of its queue when the preceding cell in the queue is transmitted, or at the instant of arrival if the queue is empty. When a cell reaches the front of its queue, the cell receives a timestamp. The timestamp is the timestamp of the last transmitted cell plus a per connection spacing constant. All cells that have received a timestamp are sorted in increasing timestamp order. Asynchronously with the queueing of cells, the cells are transmitted in increasing timestamp order.

\[
BW_i = \frac{w_i}{\sum_{all j \in A} w_j} \cdot BW_{avail}
\]

where \( A \) is the set of connections with non-empty queues. Note that the timestamp domain is not real time, but only a relative time domain, which we define as the virtual time domain. The virtual time spacing interval is proportional to the inverse of the connection's relative weight.

B. Realization

The weighted fair queueing algorithm transmits cells in increasing timestamp order, and the timestamps must therefore be sorted in increasing order. A very important implementation issue is realization of the sorting mechanism. The sorting mechanism must be capable of sorting \( N \) timestamps per cell slot period, where \( N \) is the maximum number of connections sharing the outgoing link. The implementation cost can be high if the sorting function is to be capable of sorting the timestamps correctly (see e.g. [8]). The sorting function can be approximated with a relatively simple bucket sort. The concept of the bucket sort mechanism is illustrated in Fig. 4.

Fig. 4. Bucket sort mechanism.

The virtual time scale is divided into intervals. Each intervals is represented by a 'bucket'. Timestamps are inserted in the bucket which represents the virtual time interval in which the timestamp is included. Together with the timestamp a connection identifier is inserted in the bucket. When a cell slot is available for transmission, a timestamp and connection identifier is removed from the current bucket or the first succeeding non-empty bucket if the current bucket is empty. The first cell from the identified connections queue is then transmitted. A variable active_bucket maintains the current bucket number. Since timestamp and connection identifier pairs are inserted and removed in the same order, cells with timestamps included in the same virtual time bucket interval are not guaranteed to be transmitted in increasing timestamp order. If the bucket time interval is equal to the resolution of the timescale, the bucket sort will sort correctly. If the bucket time interval is greater than the resolution of the timescale, the bucket sort will approximate a correct sorting function.

The infinite virtual time scale can be implemented with a virtual timewindow of finite length, that is cyclic traversed. The length of the timewindow defines the number and range of per-connection weights that can be supported. A spacing constant \( r_{w_i} \) is defined for every per-connection weight \( w_i \).
where \( k \) is an implementation dependent constant. The length of the timewindow \( T_{\text{window}} \) must be large enough to support the largest spacing constant, which is defined for the lowest per-connection weight \( w_{\text{max}} \).

\[
T_{\text{window}} = \frac{B}{B-1} \cdot k \quad \text{where} \quad k \text{ is an implementation dependent constant.}
\]

An outgoing link is shared by \( N \) connections with sources transmitting at maximum link rate, and non-empty per-connection queues. The variance of the output process depends on the accuracy of the sorting mechanism. Minimum variance is achieved with a correct sorting mechanism.

The first simulation was made with a relatively low number of connections. A total of 50 connections are sharing the same link, and their relative weights are defined in the range of 1 to 100. The simulation results are presented in Table II. From the results it is seen that a bucket sort implemented with 128 or more buckets can provide a relatively smooth cell flow. With 512 buckets, the performance is nearly optimal.

The second simulation was made for a relatively large number of connections. A total of 1500 connections are sharing the same link, and their relative weights are defined in the range of 1 to 100. The simulation results are presented in Table III.

It can be seen that a smooth cell flow can be provided for a large number of connections. One of the major advantages of this bucket sort mechanism, is that the number of supported connections can be increased. Table I illustrates the number of weights that can be defined for a given relative error margin for different weight level ranges and \( w_{\text{max}} \) values.

### Table I

**Accuracy of Relative Integer Weights**

<table>
<thead>
<tr>
<th>( T_{\text{window}} )</th>
<th>1</th>
<th>10</th>
<th>50</th>
<th>100</th>
<th>500</th>
<th>1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>( W_{\text{max}} )</td>
<td>4</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>( W_{\text{max}} )</td>
<td>9</td>
<td>11</td>
<td>11</td>
<td>13</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>( W_{\text{max}} )</td>
<td>16</td>
<td>20</td>
<td>20</td>
<td>23</td>
<td>23</td>
<td>25</td>
</tr>
<tr>
<td>( W_{\text{max}} )</td>
<td>4</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>( W_{\text{max}} )</td>
<td>9</td>
<td>11</td>
<td>11</td>
<td>13</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>( W_{\text{max}} )</td>
<td>16</td>
<td>20</td>
<td>20</td>
<td>23</td>
<td>23</td>
<td>25</td>
</tr>
</tbody>
</table>

\( 1 \text{ Relative error margin} = \frac{w_{\text{actual}}}{w_{\text{desired}}} \)

### Table II

**Simulation Results 1**

<table>
<thead>
<tr>
<th>Weight</th>
<th>1</th>
<th>10</th>
<th>50</th>
<th>100</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connections</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>50</td>
</tr>
<tr>
<td>Output process (mean)</td>
<td>1860</td>
<td>186</td>
<td>37</td>
<td>19</td>
<td>cell p.</td>
</tr>
</tbody>
</table>

### Table III

**Simulation Results 2**

<table>
<thead>
<tr>
<th>Weight</th>
<th>1</th>
<th>10</th>
<th>50</th>
<th>80</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connections</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>1500</td>
</tr>
<tr>
<td>Output process (mean)</td>
<td>55800</td>
<td>5580</td>
<td>1116</td>
<td>558</td>
<td>cell p.</td>
</tr>
</tbody>
</table>

C. Simulations

The performance of the bucket sort improves as the number of buckets used in the implementation increases. In order to evaluate the performance of the bucket sort mechanism for a given number of buckets, simulation were made on a weighted fair queueing node.

### Table IV

**Simulation Results 3**

<table>
<thead>
<tr>
<th>Weight</th>
<th>1</th>
<th>10</th>
<th>50</th>
<th>80</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connections</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>500</td>
</tr>
<tr>
<td>Output process (mean)</td>
<td>442</td>
<td>51.8</td>
<td>33.8</td>
<td>33.8</td>
<td>cell p.</td>
</tr>
</tbody>
</table>

\( 1 \text{ cell p. = cell period}; 2 \text{ w}_{\text{max}} = 100, T_{\text{window}} = 8192; 3 \text{ Sim. length} = 100 \times \max(\text{output process (mean)}) = 266000 \) cell p.
connections has minimum impact on the implementation complexity. The mechanism is capable of supporting a large number of simultaneously transmitting sources. Furthermore, a large range of relative weights can be supported.

III. HARDWARE MODULE ARCHITECTURE

The proposed approximation to weighted fair queueing has been implemented in a queueing unit. Fig. 5 illustrates the architecture of the queueing unit, and how the queueing unit can be used together with a switch unit.

![Architecture of switch element implementing the presented weighted fair queueing approximation](image)

The connections can be mapped to one of 16 weighted fair queueing modules that are implemented per input queueing unit. A module consists of a weighted fair queueing approximation, and a traffic shaping mechanism for dynamic control of the maximum output rate from the module. Backpressure from the switch unit to the input queueing units adjusts the transmission rate from the weighted fair queueing modules to the total load per switch unit output port.

The queueing units is based on a VLSI design with a block of external SRAM memory. The architecture of the VLSI design is illustrated in Fig. 6.

The design implements the following: Input/Output Line i/f, Data/Address ctrl for external SRAM i/f, CPU i/f, modules for bucket sorting, cell queueing, port scheduling and a global control unit.

A. Bucket sort

The bucket sort controller inserts and removes timestamp and connection identifier pairs from buckets. The buckets are searches for non-empty buckets, and spacing time is updated.

B. Cell queueing

The queue controller maintains per-connections cell queues. Cells are discarded when the queues are full. The allocation of buffer length is controlled via external CPU interface. Queue length is allocated from a pool of cell buffers, shared by all connections.

C. Port scheduler

The output from the weighted fair queueing modules are scheduled with a round robin discipline. If a module has any non-empty per-connection cell queues, the weighted fair queueing approximation will decide from which queue the next cell is transmitted. Incoming cell that are not mapped to any of the modules, are passed directly from input to output of the queueing unit.

D. Global ctrl

A central control unit (not shown in) implements a state machine, that controls the other modules.

E. Line i/f

The incoming line interface implements an 8 bit parallel synchronous interface. Synchronization to the incoming cell flow is performed and mis-matched cells are discarded. The cell labels are decoded. The outgoing line interface implements a 8 bit parallel synchronous interface with control signals for an external FIFO module.

F. External memory i/f

The external SRAM interface consists of an address bus controller, and a data bus controller. Data for write operations are multiplexed and memory addresses are calculated. The databus is 48 bit wide, and the address bus 21 bits wide. The data bus controller implements a hamming parity coding/decoding, capable of detecting and correcting single bit errors.

G. CPU i/f

The VLSI design implements app. 50 registers that can be accessed by an external processor unit in the MC68000 series. Read/write accesses are with 5/4 CPU cycles. A single bit interrupt is included. The interface implements registers for CPU access to the external SRAM.
IV. IMPLEMENTATION DETAILS

The management of the bucket sort mechanism is illustrated in Fig. 7. A bucket consists of head and tail pointers to a linked list of bucket entries. The bucket is empty if both these pointers are nil. A bucket entry consists of a connection identifier, a timestamp offset and a pointer to another bucket entry. The bottleneck in the bucket sort mechanism's scalability for speed, is the search for the next non-empty bucket, which must be performed per cell slot period. In the worst case, all buckets must be scanned, which will require a relatively large bucket memory access bandwidth. In order to reduce the memory bandwidth demands, a single bit status flag indicating whether a bucket is empty or non-empty is maintained. When searching for a non-empty bucket, the single bit status flags are scanned.

Every bucket defines a timestamp base \( T_{b,n} \) from which the timestamp can be calculated as follows:

\[
\text{timestamp} = T_{b,n} + T_{\text{offset}}, \quad T_{b,n} = \frac{T_{\text{window}}}{B} \cdot b
\]

where \( b \) is the bucket number. It is therefore sufficient to store a timestamp offset in the bucket entry. If \( N \) connections are supported, there must be a total of \( N \) bucket entries. A bucket entry is idle for every connection queue that is empty. Two global head and tail pointers, \( \text{IdleEntryHead} \) and \( \text{IdleEntryTail} \) maintain a linked list of idle bucket entries.

The organization of the per-connection queues is illustrated in Fig. 8. Every connection maintains a queue length counter and a maximum queue length value. Incoming cells are discarded when queue length is equal to maximum queue length. The cell queues are maintained as linked lists. Every connections maintains head and tail pointers to a linked list of cells buffers. Two global pointers, \( \text{IdleCellHead} \) and \( \text{IdleCellTail} \), maintain a linked list of idle cell buffers.

The total memory requirement is a function of the maximum number of connections \( N \), the number of buckets \( B \), length of the timewindow \( T_{\text{window}} \) and the maximum per-connection cell queue length. Table IV illustrates memory size and bandwidth access for the different memory blocks used to implement weighted fair queuing. The memory size is for a single port.

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Memory Requirements</th>
<th>Access (%)</th>
<th>Size (bytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bucket flags</td>
<td>( B + \log(B) )</td>
<td>20</td>
<td>135</td>
</tr>
<tr>
<td>Buckets</td>
<td>( 2\log(N) )</td>
<td>16</td>
<td>2816</td>
</tr>
<tr>
<td>Bucket entries</td>
<td>( N(2\log(N) + \log(T_{\text{window}}/B)) )</td>
<td>5</td>
<td>57344</td>
</tr>
<tr>
<td>Cell queue ctrl</td>
<td>( N(2\log(N) + \log(Q_{\text{max}})) )</td>
<td>21</td>
<td>106496</td>
</tr>
<tr>
<td>Cell buffers</td>
<td>( M(\text{BufferSize} + \log(M)) )</td>
<td>37</td>
<td></td>
</tr>
</tbody>
</table>

\( M = 2048, B = 128, T_{\text{window}} = 8192, Q_{\text{max}} = 32768 \)

1 external memory interface can support max 200k cell buffers

The VLSI design was implemented in a 1\( \mu \)m CMOS process, using a standard cell layout approach. The design process was fully automated, with gate level synthesis from a VHDL description. The VLSI characteristics are presented in Table V.
TABLE V  
VLSI DESIGN SUMMARY

<table>
<thead>
<tr>
<th>Technology</th>
<th>1.0µ CMOS standard cell layout</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>8.3 x 8.5 mm²</td>
</tr>
<tr>
<td>Transistor count</td>
<td>130K</td>
</tr>
<tr>
<td>Power supply</td>
<td>5.0V</td>
</tr>
<tr>
<td>Power consumption</td>
<td>1.5W</td>
</tr>
<tr>
<td>Pin count/package type</td>
<td>174/PGA 179</td>
</tr>
<tr>
<td>Operating clock frequency</td>
<td>23MHz</td>
</tr>
<tr>
<td>Module Gate count estimate</td>
<td></td>
</tr>
<tr>
<td>Cell queue management</td>
<td>1900</td>
</tr>
<tr>
<td>Bucket sort mechanism</td>
<td>3100</td>
</tr>
<tr>
<td>Port scheduling</td>
<td>2500</td>
</tr>
<tr>
<td>Line i/f</td>
<td>2100</td>
</tr>
<tr>
<td>External SRAM access ctrl</td>
<td>2500</td>
</tr>
</tbody>
</table>

1. DFF Register is equivalent to 3.5 NAND gates

VI. CONCLUSION

This paper evaluates a sophisticated cell scheduling and queue management method known as Weighted Fair Queuing. Weighted fair queuing has strong theoretical support, and can provide several advantages that are interesting with the evolution of new complex ATM service classes. A special focus was made on the practical realization of weighted fair queuing. It has been illustrated how the theoretical model can be approximated. A complete queuing unit implementing weighted fair queuing and realized as a VLSI component has been presented. The presented design has shown that it is possible to approximate weighted fair queuing with a model that can be realized at relatively low implementation cost and complexity.

REFERENCES