Noise Properties of CMOS Current Conveyors

Bruun, Erik

Published in:
Proceedings of the 1996 IEEE International Symposium on Circuits and Systems

Link to article, DOI:
10.1109/ISCAS.1996.539829

Publication date:
1996

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
NOISE PROPERTIES OF CMOS CURRENT CONVEYORS

Erik Bruun
Department of Information Technology, Bldg. 344
Technical University of Denmark
DK-2800 Lyngby
Denmark
E-mail: bruun@it.dtu.dk

ABSTRACT
The definition of the current conveyor is presented and it is shown how different generations of current conveyors can all be combined into a single definition of a multiple-output second generation current conveyor (CCII). Next, noise sources are introduced into the model, and a general noise model for the current conveyor is established. This model is used for the analysis of selected examples of current conveyor based operational amplifier configurations and the relative merits with respect to the noise performance of these configurations are discussed. Finally, the noise model is developed for a CMOS current conveyor implementation, and optimization strategies for noise reduction are discussed. It is concluded that a class AB implementation provides more flexibility than does a class A configuration. In both cases it is essential to design low noise current mirrors and current sources, and with the class AB design the current mirror and current source noise can be reduced by using small values of bias current without compromising the maximum available output current.

1. INTRODUCTION
Although the current conveyor has been around for more than 25 years [1, 2] and current mode signal processing has been investigated thoroughly in recent years [3] only a few reports on the noise performance of current mode devices are found in the literature [4, 5, 6]. In this paper we present a noise model for current conveyors and show how the model can be used to calculate the noise performance of current mode signal processing functions. Further, we analyze the noise characteristics of a CMOS implementation of a current conveyor and discuss design strategies for optimum noise performance of the conveyor.

2. CURRENT CONVEYOR DEFINITIONS
Several generations of current conveyors have been defined over the years [1, 2, 7]. Undoubtedly, the second generation conveyor (CCII) is the more well known of the devices and it is defined by the following relation between the terminal currents and voltages:

\[
\begin{bmatrix}
I_Y \\
I_X \\
I_Z
\end{bmatrix} = \begin{bmatrix}
0 & 0 & 0 \\
0 & 1 & 0 \\
\pm 1 & 0 & 0
\end{bmatrix} \begin{bmatrix}
V_Y \\
V_X \\
V_Z
\end{bmatrix}
\]  

(1)

where the subscripts x, y, and z refer to the terminals labeled X, Y and Z in fig. 1. The CCII is defined in both a positive and a negative version where the +sign in the matrix is used for the CCII+ type conveyor and the -sign is used for the CCII- type conveyor.

Figure 1. Current conveyor terminal definition.

A first generation conveyor or a third generation conveyor may be realized from a multiple output second generation conveyor simply by feeding back an appropriate Z-output to the Y-input to establish the input relation \(I_Y = I_x\) (first generation) or \(I_y = -I_z\) (third generation) [8]. Hence, we shall concentrate on the multiple output second generation conveyor.

3. NOISE SOURCES
The noise in a conventional amplifier is often described by an equivalent noise input voltage and an equivalent noise input current. However, with a multiple output device such as the current conveyor shown in fig. 1b this is not an adequate noise representation because the outputs may contain both correlated noise contributions and uncorrelated noise contributions. The correlated contributions are conveniently described by an equivalent input noise whereas the uncorrelated contributions must be described by independent output sources. This leads to the noise model shown in fig. 2. Note that a noise voltage is only associated with the Y-input as any noise voltage in series with the X-input can be directly transferred to the Y-input.

Assuming an ideal conveyor, this model leads to the noise output signals given below with the source resistances \(R_{SX}\) and \(R_{SY}\) connected to the X and Y terminals, respectively.

\[
dv^2_z = dv^2_{x+} + dv^2_{x+}R^2_{yz} + 4kTR_{zy} df
\]

(2)
where \( k \) is Boltzmann’s constant, \( T \) is the absolute temperature, \( df \) is the frequency bandwidth considered, and \( n \) is the \( Z\)-output number. For an ideal conveyor with a single \( Z\)-output, the output noise source can obviously be transformed to the \( X\)-terminal, so this conveyor structure is described by two independent noise current sources and one noise voltage. With a voltage drive to the \( Y\)-input and a current drive to the \( X\)-terminal we have \( R_{sx} \gg R_{sy} \), and (3) simplifies to

\[
\tilde{d}_{in} = \tilde{d}_{in,eq} + \frac{\tilde{d}_{in} \cdot R_{sy}^2 + \tilde{d}_{in} \cdot R_{sy}^2}{R_{sx}} + \frac{4kT}{R_{sx}} \frac{df}{\omega}
\]

Using the noise model of fig. 2 we can develop noise models for first and third generation conveyors. The first generation conveyor (CCI) is obtained from the CCII by feeding back a positive \( Z\)-output to the \( Y\)-input. This implies, that the equivalent input noise current of the first generation \( Y\)-input is the sum of the second generation \( Y\)-input noise current and the \( Z\)-output noise, i.e. \( \tilde{d}_{in,eq} = \tilde{d}_{in,eq} + \tilde{d}_{in}\tilde{d}_{eq} \). Similarly, the third generation conveyor is obtained by feeding a negative \( Z\)-output to the \( Y\)-input, resulting in an equivalent third generation \( Y\)-input noise current of \( \tilde{d}_{in,eq} = \tilde{d}_{in,eq} + \tilde{d}_{in}\tilde{d}_{eq} \).

4. NOISE MODELING OF CURRENT CONVEYOR BASED OPERATIONAL AMPLIFIERS

The current conveyor is a useful tool for describing opamp structures. In doing so, we must take into account the non-idealities of practical realizations of current conveyors. The most important deviations from the ideal conveyor model given by (1) are finite values of input and output impedances. A small signal model with finite values of input and output impedances is shown in fig. 3.

This model is very useful in opamp descriptions. As an example, fig. 4 shows a conveyor description of a current feedback opamp (CFOA) [9]. From the conveyor model shown in fig. 3 one can easily find the transresistance of the CFOA as \( R_T = R_{z} \parallel R_{eq} \) and the inverting input resistance as \( R_{in} = R_{z} \). Inserting the noise model of fig. 2 and transferring the noise sources to the inputs of the CFOA we find the opamp equivalent input noise sources

\[
\tilde{d}_{in,eq} \equiv \tilde{d}_{in,eq} + \frac{4kT}{R_{sx}} \frac{df}{\omega}
\]

Another example is a standard voltage mode opamp (VOA) as shown in fig. 5. The opamp low frequency open loop gain \( A_c \) is found by insertion of the model shown in fig. 3. We obtain \( A_c = (R_{z} \parallel R_{eq})/(R_{x1} + R_{x2}) \). Referring the conveyor noise sources to the opamp inputs, we find (with \( R_{x1} = R_{x2} \))

\[
\tilde{d}_{in,eq} \equiv \tilde{d}_{in,eq} + \frac{4kT}{R_{sx}} \frac{df}{\omega}
\]

When comparing equations (5)-(7) with (8)-(10) we note that with the same current conveyors used for the two amplifiers the current feedback opamp has a lower equivalent input noise voltage than the voltage mode opamp. Because of the symmetric structure of the voltage mode opamp it has similar input noise currents at the inverting and non-inverting input. The asymmetry in the current feedback opamp leads to different input noise currents for this configuration. The non-inverting input is similar to the voltage mode opamp input, but the inverting input is a low impedance input which is often realized by a common gate or common base configuration. The input noise current of such a stage depends strongly on the bias current sources for the stage and on the subsequent current mirror stages.

![Figure 3. Small signal current conveyor model.](image)

![Figure 4. Current feedback opamp described by second generation current conveyors.](image)

![Figure 5. Voltage mode opamp described by second generation current conveyors.](image)
5. NOISE MODELING OF CMOS CURRENT CONVEYOR

As an example of a current conveyor implementation we can take the class A CMOS current conveyor shown in fig. 6, [10]. In order to simplify the analysis, we use simple MOS transistor (i.e., without cascoding transistors, etc.), and the bias current generators are assumed to be noiseless ideal current sources of identical magnitude in parallel with noise current sources, $d_{SSn}$, for current source $I_{SSn}$. In this way, only four MOS transistor are required to implement the current conveyor, and they are pairwise matched (M1 to M2 and M3 to M4). The noise contributed by each of these transistors can be described by a noise current source $d_{NS}$ for transistor MI between the drain and source. Considering only the thermal noise we have

$$\frac{d_{NS}}{g_{min}} = \frac{8kT}{3}g_{m1}df$$

(11)

where $g_{ml}$ is the transconductance of transistor MI. With this transistor noise model and the bias current noise sources we find the equivalent noise generators for the conveyor:

$$\frac{d_{2eq}}{d_{NS}} = \frac{d_{2eq}}{g_{m2}} + \frac{d_{2eq}}{g_{m1}} + \frac{d_{2eq}}{g_{m1}}$$

$$\frac{d_{2eq}}{d_{NS}} = \frac{8kT}{3}g_{m2}df + \frac{8kT}{3}g_{m1}df + \frac{d_{2eq}}{g_{m1}}$$

(12)

$$\frac{d_{2eq}}{d_{NS}} = \frac{d_{2eq}}{g_{m2}} + \frac{d_{2eq}}{g_{m3}} = \frac{8kT}{3}g_{m2}df + \frac{d_{2eq}}{g_{m1}}$$

(13)

$$\frac{d_{2eq}}{d_{NS}} = \frac{d_{2eq}}{g_{m2}} + \frac{d_{2eq}}{g_{m3}} = \frac{8kT}{3}g_{m3}df + \frac{d_{2eq}}{g_{m1}}$$

(14)

$$\frac{d_{2eq}}{d_{NS}} = \frac{d_{2eq}}{g_{m2}} + \frac{d_{2eq}}{g_{m3}} = \frac{8kT}{3}g_{m4}df + \frac{d_{2eq}}{g_{m1}}$$

(15)

It should be noted that the Y-terminal equivalent input voltage and noise input current contain a common element ($d_{NS}$), so they are not completely uncorrelated. This must be taken into account when calculating the noise in a system using the current conveyor.

Fig. 6 shows a single-output conveyor. For multiple-output conveyors implemented by adding more outputs or cross-coupled current mirrors to the current mirror M3-M4, the separation in X-terminal and Z-terminal noise sources is achieved by considering the input side and the output side of the current mirrors separately.

6. NOISE OPTIMIZATION OF CMOS CURRENT CONVEYORS

From (12) it is evident that the equivalent input noise voltage is minimized by selecting a large value of $g_{m1}$ and $g_{m2}$ and minimizing the noise from the bias source $I_{SS}$.

For the transistor transconductance we may use the expression

$$g_{m} = \frac{2I_{D}}{V_{GS} - V_{T}}$$

(16)

where $V_{T}$ is the transistor threshold voltage. Thus, in order to obtain a large value of $g_{m}$, we should select a rather small value of the effective gate voltage $V_{GS} - V_{T}$. This is achieved by using a wide transistor for M1 and M2. In order to minimize the Y-input equivalent noise current we must design low noise bias current sources. The X-terminal and Z-terminal equivalent noise currents are caused by the noise from the current mirror M3-M4 and the bias current sources $I_{SS3}$ and $I_{SS4}$. Thus, low noise bias current sources are essential, and for the current mirror transistors, low values of $g_{m}$ should be used, i.e., either the bias current should be small or the effective gate voltage should be large. The bias current is determined by the required dynamic range at the conveyor Z-output. With a class A current conveyor configuration the current swing at the Z-output cannot exceed the bias current. Assuming a required current swing of $I_{SS} = V_{DD}$, a voltage drive to the Y-input, and a current drive to the X-terminal, we find the Z-output noise current

$$\frac{d_{NS}}{d_{2eq}} = \frac{8kT}{3}(g_{m3} + g_{m4})df + \frac{d_{2eq}}{g_{m3}} + \frac{d_{2eq}}{g_{m4}}$$

(17)

In a CMOS technology the bias current sources are implemented with MOS transistors, so the noise currents $d_{2eq}$ and $d_{2eq}$ can be assumed to be of the form

$$\frac{d_{NS}}{g_{mSS}} = \frac{8kT}{3}g_{mSS}df$$

(18)

with $g_{mSS}$ being proportional to the transistor transconductance of the current source transistor. Combining (17) and (18) with (16) we find that the noise output power is proportional to the bias current, i.e., proportional to $I_{SS}$.

The available output signal power is proportional to $d_{2eq}$.
Table 1. Transistor parameters for class A conveyor. Transistor channel width \( W \) and channel length \( L \) are given in \( \mu \)m.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>M1</th>
<th>M2</th>
<th>M3</th>
<th>M4</th>
<th>M5</th>
</tr>
</thead>
<tbody>
<tr>
<td>( W/L )</td>
<td>80/2.4</td>
<td>80/2.4</td>
<td>12/2.4</td>
<td>12/2.4</td>
<td>240/2.4</td>
</tr>
<tr>
<td>( g_m )</td>
<td>160( \mu )S</td>
<td>160( \mu )S</td>
<td>35( \mu )S</td>
<td>35( \mu )S</td>
<td>160( \mu )S</td>
</tr>
</tbody>
</table>

Table 2. Transistor parameters for class AB conveyor. Transistor channel width \( W \) and channel length \( L \) are given in \( \mu \)m.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>M6</th>
<th>M7</th>
<th>M8</th>
<th>MSS1</th>
<th>MSS2</th>
</tr>
</thead>
<tbody>
<tr>
<td>( W/L )</td>
<td>240/2.4</td>
<td>4/2.4</td>
<td>4/2.4</td>
<td>12/12</td>
<td>4/12</td>
</tr>
<tr>
<td>( g_m )</td>
<td>160( \mu )S</td>
<td>35( \mu )S</td>
<td>35( \mu )S</td>
<td>12( \mu )S</td>
<td>12( \mu )S</td>
</tr>
</tbody>
</table>

Thus, the achievable signal to noise ratio is proportional to \( \frac{1}{g_m} \).

With a class AB design, as shown in fig. 7 we have an expression similar to (17) for the noise output. With this design, however, the maximum output current may exceed the bias current, so the maximum signal output swing is no longer limited by the bias current but rather by the maximum current available from the current mirrors within the limitations of the supply voltage. Thus, the class AB design provides an increased degree of freedom in the optimization of the noise performance.

To illustrate this, both a class A conveyor and a class AB conveyor corresponding to figs. 6 and 7, respectively, have been designed and simulated in an industry standard 2.4\( \mu \)m CMOS technology. The conveyors have been designed for a supply voltage of \( V_{DD} = -V_{SS} = 2.5V \) and have been designed for a maximum output current of \( |I_{out}| = 100\mu A \) and for the class AB design, the bias current is selected to 5\( \mu A \). The transistor geometries are listed in Tables 1 and 2. With these designs, the simulated output noise currents (with a voltage drive to the Y-input and a current drive to the X-terminal) were 2.8\( pA/\sqrt{Hz} \) and 1.2\( pA/\sqrt{Hz} \), respectively. These values correspond closely to the values calculated from (17) and (18) and the similar set of equations for the class AB design and confirm the analytical results.

7. CONCLUSION

We have established a general current conveyor noise model and applied this model to opamp configurations based on current conveyors. This analysis shows that a current feedback opamp has the potential for a very low equivalent input noise voltage but that the inverting input noise current will exceed that of a voltage opamp built from similar conveyor structures.

We have also in detail studied the noise sources in a CMOS implementation of a current conveyor, and we have found that an essential consideration in the noise minimization of such a conveyor is the design of low noise bias current sources and current mirrors, i.e. low-\( g_m \) structures in combination with a high-\( g_m \) structure for the X-input stage and the Y to X level shifter stage. Also, the choice of a class AB configuration has been shown to alleviate some of the design compromises which cannot be avoided in a class A configuration.

REFERENCES