4 Gb/s two-level to 2 symbol/s four-level converter GaAs IC for semiconductor optical amplifier modulators

Riishøj, J.; Nielsen, Torben Nørskov; Gliese, Ulrik Bo; Stubkjær, Kristian

Published in:
Proceedings of the 15th Annual Gallium Arsenide Integrated Circuit

Link to article, DOI:
10.1109/GAAS.1993.394447

Publication date:
1993

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain.
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
4 Gb/s TWO-LEVEL TO 2 GSsymbol/s FOUR-LEVEL CONVERTER GaAs IC FOR SEMICONDUCTOR OPTICAL AMPLIFIER MODULATORS

J. Riishøj, T.N. Nielsen, U. Gliese and K.E. Stubkjaer

Center for Broadband Telecommunications, Electromagnetics Institute
Technical University of Denmark
DK-2800, Lyngby, Denmark
Fax: +45 45 93 16 34

ABSTRACT

For the first time a design of a 50 Ω impedance matched two-to-four level converter GaAs IC for two-electrode semiconductor optical amplifier modulators is presented. Eye diagrams with good eye openings and 0.33 V spacing between adjacent logic levels are demonstrated for input bit rates up to 4 Gb/s. A novel differential super buffer output driver is applied and output reflection coefficients S22 of less than -12 dB for frequencies less than 10 GHz are obtained.

PRINCIPLE OF OPERATION

The designed two-to-four level converter transforms a two-level NRZ bit stream at bit rate B to a corresponding four-level signal at symbol rate B/2. It is composed of two main building blocks a 2-bit de-multiplexer (DMUX) and a two-to-four level encoder (TTFL) as shown in Fig.2. The de-multiplexer takes two consecutive bits (D1,D2) from the original two-level NRZ input bit stream (D2L) and applies them simultaneously to the input of the two-to-four level encoder. The encoder will then produce four different output voltage levels (D4L) corresponding to the four possible bit combinations of D1 and D2. All signals shown in Fig.2 are assumed to be differential.
The two-to-four level encoder and the output driver are implemented as being an integral part of each other as shown in Fig.4. It is seen, that the ideal switches and associated ideal current sources of the ideal encoder shown in Fig.3 have been replaced with differential amplifiers. Thus, the two-to-four level encoding is realised using two cross coupled differential amplifiers, which differ a factor of two in size but share the same loads. In this manner well defined differential four level signals are obtained at the gates of T1 and T2. As mentioned above the two-to-four level encoder is implemented as an integral part of the output driver. This is done in order to minimise the number of stages succeeding the encoder and thereby to preserve the well defined logic levels. The converter is intended to drive an AC-coupled 50 \( \Omega \) matched two-electrode SOA directly or alternatively via an AC-coupled 50 \( \Omega \) amplifier. However, although the SOA and amplifier are impedance matched, the converter outputs should be impedance matched in order to reduce reflections in the final modulator set-up. Therefore the output driver is implemented as the differential super buffer shown in Fig.4, which can be designed to provide 50 \( \Omega \) output matching while driving an AC-coupled 50 \( \Omega \) load. By proper design the currents through T1 and T2 will be nearly constant (10 mA) for the full range of output voltages (2V \( \leq \) V_{DIL} \( \leq \) 3V), and to a first order approximation the output impedances will then be constant and given by the inverse of the transconductances of T1 and T2.

The performance of the developed differential super buffer output driver should be seen in view of the widely accepted open drain interfacing, which in its original form [3] can not drive AC loads, nor does it employ impedance matching at the output, which necessitates good impedance matching at the receiving end. Creating output matching by placing a 50 \( \Omega \) resistor at the output of the transmitter will double the output driver power consumption and the size of the output transistors. This is often not acceptable. As a compromise designers have instead placed 100 \( \Omega \) resistors at the transmitting end and have thereby obtained some impedance matching at high frequencies [4] but poor matching at low frequencies. Though the application of the output driver is very specific in our case, the authors believe, that the developed differential super buffer has a potential for chip-to-chip impedance matched high-speed interfacing at lower power dissipation than for existing configurations.

The logic gates employed in the 2-bit demultiplexer are designed using Source Coupled FET Logic (SCFL), which fits in naturally with the encoder sub-circuit topology. The final two-to-four level converter design has been processed in TriQuints 0.5 \( \mu \)m gate length (F\( _{t} \)=20 GHz) HA process. A micro photograph of the designed two-to-four level converter IC is shown in Fig.5.
MEASURED PERFORMANCE

The chips were tested using wafer probing. By applying PRBS data to the data input (D2L) and monitoring the outputs on a sampling oscilloscope correct encoding is observed at input bit rates exceeding 4 Gb/s corresponding to 2 Gsymbol/s at the output, see Fig. 6. At input bit rates exceeding 4 Gb/s eye diagrams with good eye openings are observed, see Fig. 7, but for input bit rates exceeding 4.5 Gb/s the eyes are almost closed. The chip operates equally well with outputs DC-terminated to 50 Ω±2.5 V or AC-terminated to 50 Ω. In both cases the spacing between adjacent logic levels is 0.33 V. The output reflection coefficients $|S_{22}|$ corresponding to the lowest ($V_{D4L}=2$ V) and highest ($V_{D4L}=3$ V) logic output level have been measured. They are found to stay below -16 dB and -12 dB for frequencies below 1 GHz (corresponding to 2 Gsymbol/s) and 10 GHz, respectively, as shown in Fig. 8.

CONCLUSION

A two-to-four level converter GaAs IC for two-electrode semiconductor amplifier modulators has been designed. Eye diagrams with good eye openings and correct encoding have been demonstrated at input bit rates up to 4 Gb/s corresponding to an output symbol rate of 2 Gsymbol/s. Good output matching and output level definition have been obtained through a novel output driver design comprising both two-to-four level encoding and generation of high-speed 50 Ω matched differential outputs.

ACKNOWLEDGEMENTS

Part of this work was carried out under an ESA, ESTEC contract.

REFERENCES