Partial Parallel Dual Active Bridge Converter with Variable Voltage Gain for SOEC/SOFC System

Xiao, Yudi; Zhang, Zhe; Andersen, Michael A. E.; Thomsen, Brian Engelbrecht

Published in:
Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition

Publication date:
2019

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Partial Parallel Dual Active Bridge Converter with Variable Voltage Gain for SOEC/SOFC System

Yudi Xiao1,2, Zhe Zhang1, Michael A. E. Andersen1, Brian Engelbrecht Thomsen2
1Department of Electrical Engineering, Technical University of Denmark, Kgs. Lyngby, Denmark
2Welltec A/S, Alleroed, Denmark
zz@elektro.dtu.dk

Abstract—Fuel cells are becoming one of the promising devices in distributed generation (DG) systems due to their modularity, low or zero pollution and dispatchability. As one of the fuel cell technologies, solid oxide electrolysis cell / solid oxide fuel cell (SOEC/SOFC) has gained more and more attention owing to their relatively high efficiency. However, design of the interface system for SOEC/SOFC is challenging because of the current-dependent and low stack voltage, the slow cell dynamics and transient response, and the asymmetrical power characteristic of SOEC/SOFC. This paper, a self-circulating modulation (SCM) is proposed for the partial parallel dual active bridge (P2DAB) converter. The SCM makes the voltage gain of the P2DAB converter variable, given the inherent high voltage gain characteristics of the topology itself, the P2DAB converter with SCM can thereby address the current-dependent and low stack voltage issues of SOEC/SOFC. Moreover, by using a SOFC-Parallel-SOEC-Series interface architecture, the asymmetrical power characteristics of SOEC/SOFC do not degrade the efficiency of the P2DAB converter. Finally, the analysis of the proposed SCM is verified on a 1MHz, 500W, 400V/50V, GaN-based P2DAB converter.

Keywords—Reversible fuel cells, power converter, dual active bridge, GaN

I. INTRODUCTION

Fuel cells are energy conversion devices that convert the chemical energy of fuel directly into electrical energy [1]. It is becoming one of the promising devices in distributed generation (DG) systems. Because fuel cells can be modularly implemented, fuel cell systems can be built in small size and then be placed close to electrical loads, enabling the thermal energy as a byproduct of the reaction to be used for cogeneration applications, making the combined efficiency attractive [2]. Due to its improved efficiency and low or no-carbon fuel sources, fuel cell systems typically generate low pollution. Besides, as a dispatchable DG unit, fuel cell systems are considered to be more reliable and more flexible in operation than non-dispatchable DG units such as wind or photovoltaic systems [3]. Furthermore, fuel cell systems can also be used to buffer the intermittent energy generated by renewable energy resources such as wind and solar to help ensure a high reliability of DG systems [4].

As one of the fuel cell technologies, solid oxide fuel cell (SOFC) produces electricity directly from oxidizing a fuel. If the same SOFC can also be used for electrolysis process, it is known as reversible SOFC, or combined solid oxide electrolysis cell / solid oxide fuel cell (SOEC/SOFC) [5]. The key feature of SOEC/SOFC systems is the high operating temperature, which is usually around 600-1000 Celsius degree. This high operating temperature simplifies the system configuration of SOFC by permitting internal reforming, facilitates the development of cogeneration systems [6] and increases the electrical-to-chemical conversion efficiency of SOEC [7].

Bidirectional power electronics converters are the enabling technology facilitating the interface of SOEC/SOFC to the DG systems. Specifications of the converters need to be decided according to the characteristics of SOEC/SOFC. Fig. 1 shows the I-V curve of a SOEC/SOFC stack composed of 14 cells. Design of the bidirectional converters is challenging due to the current-dependent and low stack voltage [8], the slow cell dynamics and transient response [9], and the asymmetrical power characteristic of SOEC/SOFC [10].

A large number of converter topologies and control strategies have been proposed to address the current-dependent and low stack voltage issues of SOEC/SOFC. In [11], a full bridge dc/dc converter with a transformer composed by multiple windings was proposed for the interface of grid-tied SOFC. The windings on the high voltage side of the transformer can be separately disconnected, therefore, the converter has a variable voltage gain to ensure efficient operation over a wide input voltage, which is the stack voltage of the SOFC. In [12], instead of having multiple transformer windings in series on the high voltage side as proposed in [11], several full bridges were connected in parallel on the low voltage side. Through disabling some of the full bridges on the low voltage side, variable voltage gain was achieved to meet efficiency goals in the interfacing of SOFC. In [13], a two-stage conversion structure was applied for the application of SOEC/SOFC. A CLLC resonant converter was used to achieve high voltage gain, and an interleaved buck converter was employed control the output voltage, which is the voltage of the stacked cells. By implementing close-loop control to the above proposed converters, the slow cell dynamics and transient response issues can be addressed. However, addressing the SOEC/SOFC’s asymmetrical power characteristics issue is challenging due to the symmetrical power characteristics of the power converters themselves [10]. In [10], a new architecture was proposed to deal with the asymmetrical power characteristics of SOEC/SOFC. Instead of connecting

![Fig. 1. Typical I-V curve of SOEC/SOFC](image-url)
The P2DAB converter has high current-rating on the LVs and high voltage gain. The basic modulation strategy of the P2DAB converter is PSM, whose typical waveforms are given in Fig. 3. Phase shift \( \beta \) is added between the full-bridges on the LVs and the full-bridge on the HVs. Due to the series connection of the transformers on the HVs, the ac components of the currents \( i_{L_1} \sim i_{L_m} \) are forced to be the same.

### III. Self-Circulating Modulation of the P2DAB Converter and the SOFC-Parallel-SOEC-Series Architecture

#### A. Self-Circulating Modulation of the P2DAB Converter

With PSM, every full bridges on the LVs of the P2DAB converter are transferring power. All of the transformers contribute to boosting voltage. This full-voltage-gain operation is suitable for interfacing the SOEC/SOFC system operating in SOFC mode at full power, at which the stack voltage is the lowest, as shown in Fig. 1. However, when the power is decreased in SOFC mode, the stack voltage increases. Since \( V_2 \) is clamped to be the grid voltage, it is thereby necessary to change the voltage gain of the P2DAB converter in order to keep the voltage-matching between the stack voltage and the referred grid voltage. Voltage-matching implies that \( V_1 \) and the referred \( V_2 \) are nearly the same. For DAB based converters, the optimal operating point occurs when voltage-matching is realized [15].

Therefore, the SCM is proposed for the P2DAB converter to change its voltage gain. Fig. 4 gives the typical waveforms of the P2DAB converter with SCM for a half of the full-voltage-gain. As shown, by disabling half of the \( m \) full-bridges on the LVs, the voltage-matching is maintained even when \( V_I \) (stack voltage) doubles. This disabling is realized by keeping both low side switches in on-state. Since the currents \( i_{L_1} \sim i_{L_m} \) are forced to be the same, there are circulating currents in the low side switches even though the full bridges they belong to are not transferring power. Therefore, additional conduction losses are generated.

Assume that \( n \) of the \( m \) full-bridges on the LVs are modulated in self-circulating, the remaining \( m-n \) full-bridges are modulated to have the same phase shift to the full-bridge on the HVs. The sum of the voltage across the windings on the HVs of the transformer is the voltage across the switching node of the full bridge on the HVs as expressed in (1).
In the enabled branches, the voltages across the inductors are expressed by:
\[ v_L = v_{ac,L} - \frac{n v_{H,m-n+1:m}}{N} \]  
(2)

In the disabled branches, the voltage across the winding on the LVs of the transformer is the opposite to \( v_L \), which is:
\[ v_{L,m-n+1:m} = \frac{n v_{H,m-n+1:m}}{N} - v_{ac,L} \]  
(3)

Therefore, (4) can be obtained.
\[ v_{H,m-n+1:m} = v_{H,m-n} - N v_{ac,L} \]  
(4)

Substitute (4) into (1), the expression of the voltage across the LVs winding of the \( m-n \) enabled transformers can be obtained as (5).
\[ v_{L,1} = v_{L,2} = \cdots = v_{L,m-n} = \frac{v_{ac,H}}{N} + \frac{n}{m} v_{ac,L,m-n} \]  
(5)

The voltage-matching-ratio \( VMR \) can be expressed by (6).
\[ VMR = \frac{v_{ac,L} - v_{ac,L,m-n}}{N} \]  
(6)

When operating at the lowest stack voltage \( V_{min} \), \( n \) equals to 0. The initial voltage-matching-ratio \( VMR_i \) can be defined as (7).
\[ VMR_i = \frac{v_2}{N v_{ac,L,1:m-n}} \]  
(7)

B. SOFC-Parallel-SOEC-Series Architecture for SOEC/SOFC System

The proposed SCM makes the voltage gain of the P2DAB converter adjustable to deal with the varying stack voltage of SOEC/SOFC. Since decreasing the voltage gain of the P2DAB converter by SCM is achieved by disabling some of the full bridges, the maximum power that can flow through the converter is decreased along with the reducing of the voltage gain. From (6) and (7), if \( n \) keeps to be 0 when the stack voltage increases, \( VMR \) will deviate from \( VMR_i \), which means that the converter lose voltage-matching.

From (6), by increasing \( n \), the decrement of the first term of \( VMR \) due to the increased stack voltage can be compensated by the increment of the second term. The voltage-matching under variable stack voltages can be guaranteed.

From (8), by increasing \( n \), the decrement of the first term of \( VMR \) due to the increased stack voltage can be compensated by the increment of the second term. The voltage-matching under variable stack voltages can be guaranteed.
which happens in the SOEC mode, is actually the minimum. While all of the branches are enabled to deliver just half of the maximum power of SOEC/SOFC. Therefore, with the traditional interfacing architecture, it is very challenging in the design of a high efficiency P2DAB converter for the entire operating area.

Fig. 6 shows the SOFC-Parallel-SOEC-Series architecture proposed in [10]. With this new architecture, the power-handling problems mentioned in the last paragraph are solved.

For the SOFC mode, the configuration is the same as the traditional one shown in Fig. 5, where the stacks are connected to the P2DAB converter in parallel. At the highest power, the stack voltage is the lowest. All of the branches are enabled for the highest voltage gain and the strongest power flow capability. As the power decreases, more and more branches are disabled to keep the voltage-matching. And since the enabled branches still operate in high power, the zero voltage switching (ZVS) is guaranteed even though the converter itself is at low power.

For the SOEC mode, the configuration is different to the traditional one. The stacks are connected in series with the P2DAB converter, and then this series connection is connected in parallel to the grid. As a result, the I-V curve of the LVs of the P2DAB converter will have drooping characteristics as in the SOFC mode. Therefore, voltage-matching and ZVS can also be achieved at low power operating area of SOEC mode. Moreover, when \( V_{SOEC} \) is half of the grid voltage, the P2DAB converter have symmetrical power rating in both operation modes.

IV. ADVANTAGES AND DRAWBACKS OF THE PROPOSED INTERFACE SYSTEM FOR SOEC/SOFC

Comparison is made between the proposed interface system, which is the SOFC-Parallel-SOEC-Series architecture using the P2DAB converter with SCM, and the traditional architecture using the P2DAB converter with PSM.

The advantages of the proposed interface system include:

- Voltage-matching of the P2DAB converter is ensured for the entire operating area.
- Zero voltage switching of the P2DAB converter is guaranteed at low power.
- Switching losses in the disabled branches are zero.
- Symmetrical power rating of the P2DAB converter is achieved in both SOEC mode and SOFC mode.
- The power rating of the P2DAB converter is reduced.

The drawbacks of the proposed interface system include:

- Additional conduction losses are generated in the disabled branches.

V. EXPERIMENTS

In order to verify the proposed SCM for the P2DAB converter, a hardware prototype with two full-bridges on the LV side was built as will be described in this section. The implemented 400V/50V P2DAB converter is depicted in Fig. 7. The system is rated for 500W and exhibits a total volume of 378cm\(^3\) which corresponds to a power density of 1.3W/cm\(^3\).

<table>
<thead>
<tr>
<th>TABLE I. TECHNICAL DETAILS OF THE P2DAB PROTOTYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specifications of the prototype</td>
</tr>
<tr>
<td>Description</td>
</tr>
<tr>
<td>Switching frequency</td>
</tr>
<tr>
<td>DC voltage on the HV side</td>
</tr>
<tr>
<td>DC voltage on the LV side</td>
</tr>
<tr>
<td>Maximum power</td>
</tr>
<tr>
<td>Power semiconductor</td>
</tr>
<tr>
<td>Switches on the HV side</td>
</tr>
<tr>
<td>Switches on the LV side</td>
</tr>
<tr>
<td>Material for the core</td>
</tr>
<tr>
<td>Transformer</td>
</tr>
<tr>
<td>Dimension of the core</td>
</tr>
<tr>
<td>Number of turns on the HV side</td>
</tr>
<tr>
<td>Number of turns on the LV side</td>
</tr>
<tr>
<td>Inductor</td>
</tr>
<tr>
<td>Material for the core</td>
</tr>
<tr>
<td>Dimension of the core</td>
</tr>
<tr>
<td>Number of turns</td>
</tr>
<tr>
<td>DC capacitors</td>
</tr>
<tr>
<td>DC capacitor on the HV side</td>
</tr>
<tr>
<td>DC capacitor on the LV side</td>
</tr>
<tr>
<td>Cooling system</td>
</tr>
<tr>
<td>Description</td>
</tr>
</tbody>
</table>

As it can be seen from the picture, the converter is realized by means of six individual PCBs, which include three full-bridge PCBs equipped with GaN switches and their driving circuits, one digital control board based on TMS320F28335, one base-board equipped with power connectors and detecting circuits, and one PCB winding board. In order to extract losses from the power electronics, a 5cm×5cm×1cm 12V DC fan is mounted. No heat sink was attached to the PCBs, the heat generated in the semiconductors is spread by the PCB and quickly dissipated into the air with the help of the fan. Technical details of this prototype are given in Table I.

The waveforms of the P2DAB converter operating at 530W output power and 400V/50V rated voltage are shown in Fig. 8. The waveforms are labeled according to the circuit schematic shown in Fig. 2. As shown in Fig. 8, the waveforms have the same pattern as those in Fig. 3, except \( V_{Vac} \), \( i_f \) and \( i_e \) of GS66502B, which ramp up/down too slowly. The ZVS of GS66502B is thereby not achieved. This slow switching is mainly due to the poor PCB layout.
Fig. 8. Experimental waveforms of the P2DAB converter operating at 530W output power and 400V/50V rated voltage (Time: 500ns/div)

(a) Voltage waveforms of the high frequency link and the drain-source voltage of EPC2016C

(b) Current waveforms of the high frequency link and the drain-source voltage of GS66502B

Fig. 9. Waveforms of the P2DAB converter with SCM under full voltage gain, 14V/100V (Time: 500ns/div)

(a) Voltage waveforms of the high frequency link and the drain-source voltage of EPC2016C

(b) Current waveforms of the high frequency link and the drain-source voltage of GS66502B

Fig. 10. Waveforms of the P2DAB converter with SCM under half of the full voltage gain, 28V/100V (Time: 500ns/div)

(a) Voltage waveforms of the high frequency link and the drain-source voltage of EPC2016C

(b) Current waveforms of the high frequency link and the drain-source voltage of GS66502B

The waveforms which show the variable voltage gain operation of the P2DAB converter with SCM are given in Fig. 9 and Fig. 10. The P2DAB converter is first operated with PSM in order to have the so-called full voltage gain. As shown in Fig. 9, with $V_1=14V$ as the input and $V_2=100V$ as the output, the prototype has a voltage gain around 7. And the voltage-matching is achieved as can be seen from the trapezoidal current waveforms.

The P2DAB converter is then operated with SCM in order to change the voltage gain. As shown in Fig. 10, with $V_1=28V$ as the input and $V_2=100V$ as the output, the voltage-matching is still kept by decreasing the voltage gain to around 3.5. Compared with the theoretical waveforms in Fig. 4, clearly visible is that the experimental waveforms in Fig. 10 show the same pattern. Therefore, the analysis of the SCM operation is verified. Compared with the measured current waveforms in full gain operation in Fig. 9(b), the measured current waveforms in half gain operation in Fig. 10(b) have more oscillations.

VI. CONCLUSIONS

In this paper, a self-circulating modulation (SCM) is proposed for the Partial Parallel Dual Active Bridge (P2DAB) converter. With the SCM, the voltage gain of the P2DAB converter can be adjusted to guarantee the voltage-matching under wide input/output voltage ranges. By using the P2DAB converter with SCM in a novel SOFC-Parallel-SOEC-Series architecture, challenges of designing interface system for SOEC/SOFC due to its current-dependent and low stack voltage and its asymmetrical power characteristic can be addressed. The SCM operation of the P2DAB converter is verified on a 1MHz, 500W, 400V/50V, GaN-based P2DAB converter.
REFERENCES


