Three-Port Series-Resonant Converter DC Transformer with Integrated Magnetics for High Efficiency Operation

Tomas Manez, Kevin; Zhang, Zhe; Xiao, Yudi

Published in:
Proceedings of IEEE Energy Conversion Congress and Exposition

Publication date:
2018

Document Version
Peer reviewed version

Citation (APA):
Three-Port Series-Resonant Converter DC Transformer with Integrated Magnetics for High Efficiency Operation

Kevin Tomas Manez, Zhe Zhang and Yudi Xiao
Department of Electrical Engineering
Technical University of Denmark
Email: ktma@elektro.dtu.dk

Abstract—The series-resonant converter has become a very attractive topology for solid-state transformers due to its fixed voltage gain and soft-switching conditions when operating at the resonance frequency. This paper presents an open-loop three-port series-resonant converter (TP-SRC) capable of interconnecting three dc microgrids. High efficiency power electronics is a key enabler for the future dc distribution systems. In this paper, efficiency optimization and rms current reduction of the TP-SRC is achieved by a detailed analysis of the resonance frequency and dead-time selection. The analysis is supported by an accuracy losses modelling of the main components of the converter. In addition, Gallium Nitride (GaN) MOSFETs are used to reduce semiconductors’ losses. Furthermore, the resonance inductance of the distributed resonant tank has been integrated into the leakage inductance of the transformer and the PCB parasitic inductances. In order to ensure a fixed resonance frequency, an experimental resonance frequency matching methodology for the resonant tank has been presented. Experimental results were obtained for a 1.4 kW featuring a peak efficiency of 98.8\%.

I. INTRODUCTION

State-of-the-art in electrical power conversion shows a tendency towards the utilization of Solid-State transformers (SST) as interlinking converters between dc grids [1]. Technological advances in SST that enhance the system scalability and dc grids flexibility in combination with improvements in energy conversion efficiency, are key enablers to motivate the penetration of SST into dc distribution systems. Among the different power converter topologies implemented as SST, the Series-Resonant converter (SRC) has been extensively used [2–5] because of its load regulation characteristics in open-loop together with its soft-switching conditions for wide power ranges. Many optimization methods focusing on the efficiency improvement of the SRC have been discussed in the literature. Authors in [6] proposed a computer aided algorithm with the calculated efficiency as the objective function. The loss model was carried out for a LLC SRC with phase-shifted modulation and results were verified on a 300 W 400 V prototype with a peak efficiency of 97.07\%. In [7] an efficiency analysis for a two port open-loop SRC was presented. The efficiency was optimized by utilizing silicon-carbide MOSFETs and a detailed design procedure based on an accurate losses modelling, where the losses were analysed for a fixed resonance frequency of 20 kHz. The losses model was verified on a 10 kW SRC with a peak efficiency of 98.61\%. In [8] losses optimization were performed for a current-fed SRC based on 15 kV SiC MOSFETs. A fixed dead-time strategy was adopted, incurring in partial soft-switching conditions, so the converter design parameter was carried out based on a trade-off between conduction losses and switching losses. Reported efficiency on a 12 kW prototype was 97.8\%.

In this paper, an efficiency optimization for a Three-Port Series-Resonant converter (TP-SRC) with a distributed resonant tank is presented. The TP-SRC aims at interconnecting three dc-bus, which are utilized to integrate RES, LES and the ac grid. The system architecture diagram is presented in Fig. 1. The TP-SRC operates in open-loop at the sub-resonance region, at a fixed switching frequency and duty cycle. The design methodology of the TP-SRC is based on the design equations proposed in [4], [5], where the resonant tank parameters are selected to ensure soft-switching under all operation conditions. On the other hand, the SRC generally incurs into high root-square-mean (rms) currents due to the sinusoidal shape of the resonant current together with the magnetizing current flowing through the inputs ports. Therefore, while the switching losses are almost negligible, the SRC suffers from higher conduction losses. The design procedure given in [4], [5] have two degrees of freedom which are the switching frequency and dead-time. The effect of these two parameters into the converter rms currents and losses is analyzed in this paper. To further improve the efficiency, Gallium-Nitride (GaN) MOSFETs with very low on-state resistance are used, decreasing dramatically the conduction losses. Furthermore,
the leakage inductance of the resonant tank is solely implemented by the leakage inductance of the transformer and the PCB parasitics. In that way, external resonant inductors are avoided and the converter losses are further minimized. Since the resonant inductance is solely composed by the leakage inductance of the transformer and the parasitic inductances, the resonance frequency matching of the distributed resonant tank becomes challenging. An experimental methodology for tuning the resonant tanks at each side of the transformer at the same resonance frequency is also presented in this study.

This paper is organized as follows: section II describes the operation principle of the TP-SRC, where the main design equations are provided. In section III the extended rms equations of the resonant currents are given and the losses analysis methodology in all components is presented. In section IV, the influence of the dead-time and switching frequency to the rms currents and the efficiency is analyzed. In section V, the resonance frequency matching methodology is explained. Section VI presents the implementation procedure and the experimental results on a 1.4 kW prototype, where a peak efficiency of 98.8% is demonstrated.

II. THREE-PORT SERIES-RESONANT CONVERTER

The circuit diagram of the bidirectional TP-SRC is shown in Fig. 2 and Fig. 3 illustrates the main waveforms of the converter. The SRC achieves the highest efficiency when the switching frequency is equal or slightly below the resonance frequency [7], which is given by the resonant inductors \( L_r \) and resonant capacitors \( C_r \). At this operation region the MOSFETs at the input bridges operate with zero-voltage switching (ZVS) at the turn-on, while the turn-off is carried out at low current and the MOSFETs at the output bridges operate with zero-current switching (ZCS). An additional advantage is that the SRC has a fixed input-to-output voltage gain when is operating at the vicinity of the resonance frequency. Due to the fixed voltage gain and soft-switching conditions, open-loop operation of the TP-SRC results in a very attractive solution for applications where only load regulation is required and the dc bus voltages are constant.

The TP-SRC operates at a fixed switching frequency \( f_{sw} \) and MOSFETs at input ports are actively switched with a 50% duty cycle with a dead-time. Synchronous rectification is used in the output ports to reduce conduction losses. In order to prevent hindering soft-switching, synchronous rectification is implemented at the switching frequency and with an on-time equal to half the resonant period.

The design of the resonant tank is based on the methodology proposed in [5], where the main requirements are (I) to provide the minimum energy to charge/discharge the MOSFETs’ output capacitance \( C_{oss} \) and (II) to operate with an inductive impedance of the resonant tank under any load condition. The first conditions is fulfilled by selecting a magnetizing inductance \( L_{M1} \) that provides enough peak current during the dead-time to charge and discharge the MOSFETs’ \( C_{oss} \). According to [5], to ensure ZVS the magnetizing inductance \( L_{M1} \) should be lower than the maximum magnetizing inductance \( L_{M1,\text{max}} \) given by (1). Then, the magnetizing inductance is chosen according to (2) to ensure that ZVS will be achieve in all ports. As explained by the authors in [5], the minimum inductance ratio to ensure operation with an inductive impedance, and thereby achieve ZVS under all operating conditions, can be calculated with (3), and therefore the condition in (4) has to be fulfilled. Finally, the resonant capacitors are chosen with (5).

Utilizing the design equations (1)-(5) and the design specifications from Table I, the resonant tank parameters can be calculated. As can be observed, the design procedure contains two main degrees of freedom, which are the resonance fre-
TABLE I
SPECIFICATIONS FOR THE TP-SRC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum power $P_{\text{max}}$</td>
<td>1.4 kW</td>
</tr>
<tr>
<td>Port-1 voltage $V_1 = V_{L1}$</td>
<td>80 V</td>
</tr>
<tr>
<td>Port-2 voltage $V_2 = V_{L2}$</td>
<td>400 V</td>
</tr>
<tr>
<td>Port-3 voltage $V_3 = V_{L3}$</td>
<td>600 V</td>
</tr>
<tr>
<td>Turns ratio $n_{1-3}$</td>
<td>1/7.5</td>
</tr>
<tr>
<td>Turns ratio $n_{2-3}$</td>
<td>1/1.5</td>
</tr>
</tbody>
</table>

TABLE II
SPECIFICATIONS OF THE MOSFETS USED IN THE DESIGN

<table>
<thead>
<tr>
<th>Port</th>
<th>$S_i$</th>
<th>$T_f$</th>
<th>Reference</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port-1</td>
<td>$S_1$</td>
<td>$T_1$</td>
<td>GS61008P</td>
<td>100 V 90 A</td>
</tr>
<tr>
<td>Port-2</td>
<td>$T_1$</td>
<td>$T_4$</td>
<td>GS666506T</td>
<td>650 V 22.5 A</td>
</tr>
<tr>
<td>Port-3</td>
<td>$Q_1$</td>
<td>$Q_4$</td>
<td>GS66504B</td>
<td>650 V 15 A</td>
</tr>
</tbody>
</table>

Voltage and the dead-time. These parameters will be selected in order to achieve the highest efficiency.

$$L_{M1,max,S} = \frac{t_d}{8C_{\text{oss},S}f_{sw}}$$

$$L_{M1,max,T} = n_{1-2}^2 \frac{t_d}{8C_{\text{oss},T}f_{sw}}$$

$$L_{M1,max,Q} = n_{1-3}^2 \frac{t_d}{8C_{\text{oss},Q}f_{sw}}$$

$$L_{M1} = \min\{L_{M1,S}, L_{M1,T}, L_{M1,Q}\}$$

$$k_{\text{min}} = \frac{3}{2} \left( \frac{\pi^2 r_i L_{M1} P_{\text{max}}}{8V_1^2} \right)^2$$

$$k_{\text{min}} \leq \frac{L_{M1}}{L_{r1}} \quad k_{\text{min}} \leq \frac{L_{M1}}{n_{1-2}^2 L_{r2}} \quad k_{\text{min}} \leq \frac{L_{M1}}{n_{1-3}^2 L_{r3}}$$

$$C_{r1} = \frac{1}{\omega_r^2 L_{r1}} \quad C_{r2} = \frac{1}{\omega_r^2 L_{r2}} \quad C_{r3} = \frac{1}{\omega_r^2 L_{r3}}$$

where

- $C_{\text{oss},S}$: Output capacitances of MOSFETs $S_1$-$S_4$.
- $C_{\text{oss},T}$: Output capacitances of MOSFETs $T_1$-$T_4$.
- $C_{\text{oss},Q}$: Output capacitances of MOSFETs $Q_1$-$Q_4$.
- $f_{sw}$: Switching frequency.
- $f_r$: Angular resonance frequency.
- $n_{1-2}$: Turns ratio from Port-1 to Port-2 given by $n_{1-3}/n_{2-3}$.
- $k_{\text{min}}$: Minimum inductance ratio.
- $P_{\text{max}}$: Maximum rated power.

III. LOSSES ANALYSIS METHODOLOGY

In order to analyse the effect of the switching frequency and the dead-time to the converter efficiency, a careful analysis of the losses in the main components of the TP-SRC is computed for the given specifications. To support the losses analysis the equations to calculate the rms currents flowing through the resonant tanks are given by (6) and (7) and the magnetizing current at the beginning of the dead-time is given by (8).

$$I_{\text{ro},\text{rms}} = \sqrt{\frac{2}{8}} \sqrt{\frac{(T_{sw} - 2t_d)^2(T_{sw} + 2t_d)}{T_{sw}L_{M1}^2}} + \sqrt{\frac{T_{sw}^4 \pi^2 P_{\text{loss}}^2}{(T_{sw} - 2t_d)n_{1-3}^2 V_0^2}}$$

$$I_{\text{ro},\text{rms}} = \frac{\sqrt{\pi} V_0}{4} \sqrt{\frac{n_{1-0}^2 (T_{sw} - 2t_d)^3}{T_{sw}^2 L_{M1}^2} \left[ 5\pi^2 - 48 \right] + \frac{\pi^2}{2} \frac{T_{sw}^2 P_{\text{loss}}^2}{T_{sw} - 2t_d V_0^2}}$$

$$I_M = \frac{1}{4} \frac{V_1(T_s - 2t_d)}{L_{M1}}$$

where $i$ refers to the input port, $o$ to the output port, $t_d$ to the dead-time, $T_{sw}$ to the switching period $1/f_{sw}$ and $L_{M1}$ to the magnetizing inductance referred to the input port.

A. Semiconductors losses

In order to achieve highest efficiency performance of the semiconductors, GaN MOSFETs are selected. GaN transistors are characterized by low on resistance $R_{ds,on}$ and low output capacitance $C_{oss}$. The combination of low energy losses with ZVS results in very low switching losses. In reverse conduction, GaN MOSFETs have larger voltage drop across the body diode than Silicon MOSFETs. But when using synchronous rectification, the current flows through the MOSFET channel, and therefore the losses in reverse conduction are given by the $R_{ds,on}$ of the MOSFETs selected are given in Table II.

The main losses of a MOSFET are divided in conduction losses and switching losses. The conduction losses for the input side MOSFETs $P_{\text{cond,in}}$ can be calculated with (9), where $I_{ri,\text{rms}}$ is calculated with (6). As the converter operates under ZVS on the input side, turn-on losses can be neglected. However, at the turn-off event, the current flowing through the MOSFETs channel hardly commutates to the body diodes of the complementary switches incurring in turn-off losses $P_{\text{off,in}}$. The turn-off losses when switching at the vicinity of the resonance frequency can be calculated with (10) [9], where $I_M$ is the magnetizing current at the turn-off event.

Synchronous rectification is used at the output side MOSFETs. Because of the fixed switching frequency and fixed duty cycle operation, the output MOSFETs turn-on and turn-off events can be adjusted to avoid current circulation through the body diode by fixing the on-time below half the resonance period. Therefore, the conduction losses of a MOSFET at the output side $P_{\text{cond,out}}$ can be calculated with (11). As the converter operates in the vicinity of the resonance frequency ZCS on the output side is always achieved, and thus, the switching losses can be neglected.

$$P_{\text{cond,in}} = \frac{R_{ds,on} I_{ri,\text{rms}}^2}{2}$$
\[ P_{off,in} = \frac{1}{6} \left( V_{ds} I_M - C_{oss} \frac{V_{ds}}{t_{off}} \right) t_{off} f_s \]  

\[ P_{cond, out} = \frac{R_{ds,on} I_{r, rms}^2}{2} \]  

**B. Transformer losses**

The transformer design has been carried out to optimize its losses through the design methodology explained below. The design procedure has two degrees of freedom, which are the core size and the flux density. The cores considered for the design are (I) ETD 49/25/16, (II) ETD 54/28/19 and (III) ETD 59/31/22. The transformer has been designed through a loop where the peak flux density \( \beta_{max} \) has been swept from 50 mT to 300 mT. To reduce the complexity of the comparative analysis single wire gauge has been considered and an interleaved arrangement of the transformer windings is assumed. The wire gauge is selected at the skin depth \( \delta \) as given by (12) to reduce the skin effect, and the number of strands is calculated to meet the power requirements. Then, the number of turns is calculated for the flux density selected. Based on the design specifications, the maximum flux linkage occurs at Port-3, where \( V_3 = 600 \text{V} \) and thus, the number of turns is calculated according to (13). To adjust the inductance of the transformer to the desired magnetizing inductance, given by (2), the air-gap length is calculated with (14). Subsequently the implementation viability is verified by comparing the window area of the core with the required area by the design. If the design is successful the winding and core losses are calculated, otherwise the peak flux density is increased and the transformer is redesigned. When the peak density reaches the maximum, a larger core size is chosen.

\[ \delta = \frac{7.5}{\sqrt{f_{sw}}} \text{(cm)} \]  

\[ N_3 = \frac{V_3}{4 f_{sw} A_c \beta_{max}} \]  

\[ l_g = \frac{\eta_0 N_3^2 A_c}{n_{1-3} L_{MT}} \]  

where

- \( N_3 \): Number of turns of the transformer at Port-3.
- \( A_c \): Cross-sectional area of the transformer core.
- \( \eta_0 \): Permeability of free space \( \eta_0 = 4 \pi \cdot 10^{-7} \text{H/m} \).

The dc winding resistance is calculated with (15) and Dowell’s equations [10] are used to estimate the ac resistance (16). The copper loss of the transformer can be calculated with (17), where the rms currents at the transformer windings are calculated with (6) or (7) whether the port behaves as an input or an output. Finally, the core losses are estimated using Steinmetz equation (18).

\[ R_{dc} = \frac{\rho_{cu} N_1 M L T}{A_{AWG}} \]  

\[ R_{ac} = \frac{\Delta}{2} \left[ \frac{\sinh \Delta + \sin \Delta}{\cosh \Delta - \cos \Delta} + (2m - 1)^2 \frac{\sinh \Delta - \sin \Delta}{\cosh \Delta + \cos \Delta} \right] \]  

\[ P_{TR,W} = R_{ac1} I_{r, 1, rms}^2 + R_{ac2} I_{r, 2, rms}^2 + R_{ac3} I_{r, 3, rms}^2 \]  

\[ P_{TR,C} = K f_{sw} \beta_c^{\beta} \]  

\[ \Delta = \frac{h}{\delta}. \]  

\( h \): Conductor height

\( m \): Number of layers. \( m = 1 \) for interleaved multilayer windings.

\( \rho_{cu} \): Resistivity of the copper. \( \rho_{cu} = 1.72 \times 10^{-8} \Omega \text{m} @ 20^\circ\text{C} \).

\( MLT \): Core mean-length-turn.

\( A_{AWG} \): Wire cross-sectional area.

\( K, \alpha, \beta \): Core material parameters provided by the manufacturer. For N87 material \( K = 3.73 \cdot 10^{-7}, \alpha = 2.1 \) and \( \beta = 2.48 \).

The total transformer losses are calculated with (19) and to ensure transformer operation under a safe temperature range, the condition in (20) should be satisfied.

\[ P_{TR} = P_{TR,W} + P_{TR,C} \]  

\[ P_{TR} \leq \frac{T_{max} - T_{amb}}{T_{rc}} \]  

where \( T_{max} \) is the maximum safe-operating temperature of the transformer core, \( T_{amb} \) is the ambient temperature and \( T_{rc} \) the core thermal resistance given by the manufacturer.

**C. Resonant capacitor**

The losses at the capacitor are due to the equivalent series resistance (ESR) which is given by the resonance frequency, the capacitance and the dissipation factor \( \tan \delta \) as shown in (21). To optimize the losses at the resonance capacitor, Polyphenylene sulfide (PPS) and Polypropylene (PP) film capacitors have been utilized due to their low dissipation factor. In addition, the temperature and frequency dependence of the electrical parameters in PP and PPS film capacitors are also low compared to their counterparts. To have a more accurate estimation of the losses at the resonant capacitor, a database containing a linearised function of \( \tan \delta \) in terms of frequency for different capacitors have been included in the calculation. Once the ESR has been estimated, the losses at the resonant capacitors are calculated with (22), where the rms currents are calculated with (6) or (7) whether the port behaves as input or output.

\[ ESR = \frac{\tan \delta}{2 \pi f_s C_r} \]  

\[ P_{C_r} = ESR_1 I_{r, 1, rms}^2 + ESR_2 I_{r, 2, rms}^2 + ESR_3 I_{r, 3, rms}^2 \]
IV. RMS CURRENTS AND EFFICIENCY ANALYSIS

A. Switching frequency analysis

By following the design procedure given in Section II, with equations (1)-(4) soft-switching conditions are always achieved and thus, MOSFETs’ turn-on losses are almost negligible. This indicates that potentially higher switching frequency is achievable. The rms currents in terms of switching frequency have been calculated for different dead-times using (1)-(8). Results are depicted in Fig.4. The rms currents are given in per-unit, where the base unit is the dc current at the input or output port. The base relationships at the input port are not the same for different power levels due to the magnetizing current, which is not load-dependent. Conversely, at the output side the per-unit rms current do not differ for different power levels. It can be observed that for a fixed \( t_d \), increasing the switching frequency can lead to an increase of the rms current, and thus, the MOSFETs’ conduction losses can increase accordingly.

On the other hand, increasing the switching frequency allows the use of smaller passive components, including the resonant tank parameters. The maximum resonant inductance allowed to operate the TP-SRC with an inductive impedance and the corresponding resonance capacitance have been calculated using (1)-(5) for different \( t_d \) and \( f_{sw} \). Results are given in Fig.5. As expected, by increasing the switching frequency the maximum resonant inductance \( L_r \) decreases. This can increase the design complexity of the converter, since the maximum \( L_r \) allowed by the design might drop down below the total series inductance, which is mainly composed by the leakage inductance of the transformer together with the parasitic inductances of the PCB. Consequently, the resonant converter would fall into the capacitive operating region and soft-switching would be hindered [4], [5].

B. Dead-time analysis

For a given switching frequency the rms currents have been calculated with different combinations of \( t_d \) and \( L_M \) at different power levels using (1)-(8). Results obtained are given in Fig. 9. Small \( t_d \) implies smaller \( L_M \) which results in larger circulating current hence larger conduction losses. At the same time, large \( t_d \) causes a reduction of the effective duty cycle, and thus larger rms currents are required to transfer the same power from input side to output side.

For different power levels the optimal combination of \( t_d \) and \( L_M \) that gives the lowest rms currents differs, and therefore the optimal design for the entire power range can not be accomplished. For a design where the rms current should be minimized for all load conditions, a normal distribution of the optimal \( t_d \) for each power level can be utilized as illustrated in Fig.7.

C. Efficiency analysis

First, the overall efficiency of the TP-SRC has been calculated in terms of switching frequency and resonant components size. The efficiency calculation has been carried out following the losses analysis depicted in Section II. At this stage, the resonant inductance is an unknown parameter, since it is composed by the leakage inductance of the transformer and the parasitic inductances of the PCB. For that reason, the resonant inductor parameter has been swept from a minimum to maximum value of \( L_{r, HV} = 100 \text{nH}..30 \mu \text{H} \) in the computational algorithm. The efficiency has been calculated for the lowest conduction losses by selecting the dead-time that results in the lowest rms current for each switching frequency. Results obtained are given in Fig.10. Taking into account the results obtained for 50% load and rated load, a potential switching frequency between 100 kHz to 150 kHz would give the highest efficiency with the smallest resonant capacitor.

As previously discussed, the optimal combination of \( t_d \) and \( L_M \)
and $L_M$ that incurs in the smallest rms current changes for different power levels. For that reason, the effect of $t_d$ to the overall efficiency is also analysed. Fig. 9 shows the theoretical efficiency in terms of $t_d$ and input power for a given switching frequency.

V. RESONANCE FREQUENCY MATCHING

The TP-SRC presented in this paper utilizes the leakage inductance of the transformer and the PCB parasitic inductances as the inductive component of the resonant tank. Consequently, the total resonant inductance seen from each port is unpredictable, which complicates the resonance frequency matching. The TP-SRC can still operate at a fixed switching frequency, even if the resonant frequency at each port is not the same. However, in some operating modes, the resonance frequency would be further away from the switching frequency and thus, the converter would not be operating at its optimal operating region from the efficiency point of view. The process implemented to carry out the resonance frequency matching is described below.

From the transformer leakage inductance, the theoretical values of the resonant capacitors at each port are calculated with (5) for the selected resonance frequency. Once the resonant capacitors are mounted on the PCB, the resonance frequency has to be retuned to compensate for the parasitic inductances. Firstly, the resonance frequency at one side of the transformer is found by short-circuiting the resonant capacitors at the other two sides and measuring the voltage gain after the resonance capacitor, as shown in Fig. 10a. In that way, the resonance frequency obtained $f_{req1}$ from the gain measured is only due to the capacitor at the input side and the overall resonance inductance of the resonant tank $L_{req1}$ as shown in Fig. 10b. Then, from $f_{req1}$ and $C_{r1}$, the equivalent resonance inductance $L_{eq1}$ can be calculated as given in (23). The measurement is repeated for the other two ports to calculate the equivalent inductances $L_{eq2}$ and $L_{eq3}$. Subsequently, the
resonant inductances $L_{r1}$, $L_{r2}$ and $L_{r3}$ can be calculated by solving the system given in (24). Finally, the resonant capacitors are recalculated to match the desired resonance frequency using (5).

$$L_{eq1} = \frac{1}{(2\pi f_{r, eq1})^2 C_{r1}} \quad L_{eq2} = \frac{1}{(2\pi f_{r, eq2})^2 C_{r2}} \quad L_{eq3} = \frac{1}{(2\pi f_{r, eq3})^2 C_{r3}} \quad (23)$$

$$L_{eq1} = L_{r1} + \left(\frac{1}{n_{12}^2 L_{r2}} + \frac{1}{n_{13}^2 L_{r3}}\right)^{-1}$$

$$L_{eq2} = L_{r2} + \left(\frac{n_{12}^2}{L_{r1}} + \frac{1}{n_{23}^2 L_{r3}}\right)^{-1} \quad (24)$$

$$L_{eq3} = L_{r3} + \left(\frac{n_{13}^2}{L_{r1}} + \frac{n_{23}^2}{L_{r2}}\right)^{-1}$$

VI. IMPLEMENTATION OF THE CONVERTER PROTOTYPE AND EXPERIMENTAL RESULTS

The TP-SRC prototype was designed for the specifications given in Table I with the GaN MOSFETs specified in Table II. A picture of the prototype is shown in Fig.11. According to the efficiency analysis, the ideal resonance frequency was selected at 140 kHz and the three-winding transformer was constructed following the design analysis presented in section II.B for the selected frequency. The transformer was evaluated with an impedance analyser and the main parameters were extracted. The physical implementation of the transformer and the measured parameters are given in Table III. The resonant capacitors were calculated with the resonance frequency matching methodology given in section V. The resonant tank parameters are given in Table IV. The switching frequency was selected at 133 kHz, which is 7 kHz below the resonance frequency, in order to add some safety margin and ensure soft-switching operation. The dead-time utilized was 220 ns, which gives a high efficiency performance for the entire power range according to the analysis carried out in Section V.

A. Experimental results

The experimental results were obtained with the converter operating in steady-state in dual-output mode with Port-1 ($V_1 = 80$ V) as the input port. The main waveforms obtained are shown in Fig.12. In Fig.12a the resonant currents at the input side ($I_{r1}$) and output side ($I_{r2}$ and $I_{r3}$) are presented. It can be observed that the resonance cycle ends before the switching event, where the input side switches turn-off and the dead-time interval begins. The output side currents $I_{r2}$ and $I_{r3}$ become zero before the turn-off event, and therefore the MOSFETs at the output sides operate in ZCS. Fig.12b shows the drain-source voltage and gate source voltage on the MOSFET $S_4$ at the input side and the resonant current $I_r$. In Fig.12b ZVS operation and turn-off event with low current $I_M$ can be verified.

The efficiency curve in function of the output power is shown in Fig.13, while the theoretical losses distribution is presented in Fig.14. The efficiency was measured in dual-output operation with an equal power sharing among output ports. A peak efficiency of 98.8% was measured at 800 W, while at rated load an efficiency of 98.15% was measured. From the losses distribution given in Fig.14, it can be observed

![Fig. 10. Resonance frequency matching methodology. (a) Measurement setup for Port-1: the gain after the resonant capacitor is measured with a Bode analyser. (b) Equivalent circuit of the measurement setup, where $L_{eq1}$ is the overall resonant inductance seen from Port-1. (c) Measured bode plot and equivalent resonance frequency due to $C_{r1}$ and $L_{eq1}$.](image1)

![Fig. 11. Picture of the prototype.](image2)

### TABLE III

<table>
<thead>
<tr>
<th>Transformer specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core</td>
</tr>
<tr>
<td>------</td>
</tr>
<tr>
<td>ETD</td>
</tr>
<tr>
<td>59/31/22</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

### TABLE IV

<table>
<thead>
<tr>
<th>Resonant tank parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{r1}$</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>8 µF</td>
</tr>
</tbody>
</table>
that the MOSFETs at the input side are responsible of $65\%$ of the total losses, while the MOSFETs at both output sides are responsible for only $5\%$ of the losses. Such a large difference between the losses at the input side and the output side is due to the relatively large on-resistance of the MOSFETs at Port-1 compared to the other two MOSFETs. In order to decrease the conduction losses at Port-1, GaN MOSFETs with larger current rating should be selected.

VII. CONCLUSION

The multi port series resonant converter in open-loop operation is a promising topology to be used as a dc-dc stage of SST to interconnect multiple dc grids. In dc distribution systems for distributed energy sources, high efficiency power electronics are highly desired. In this paper, the losses analysis of the main components of TP-SRC has been presented. Then, the effect of the dead-time and resonance frequency to the rms currents and converter losses have been analysed and discussed. To further improve the converter efficiency, GaN MOSFETs with very low output capacitance and on-resistance were used. The resonance inductances of the resonant tank

REFERENCES


