Analysis and Design of a dc-dc Converter Using Visual Aid

Jørgensen, Kasper Lüthje; Zhang, Zhe; Mira Albert, Maria del Carmen; Andersen, Michael A. E.

Published in:
Proceedings of 2nd IEEE International Power Electronics and Application Conference and Exposition

Publication date:
2018

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Analysis and Design of a dc-dc Converter Using Visual Aid

Kasper Lüthje Jørgensen
Department of Electrical Engineering
Technical University of Denmark
Kongens Lyngby, Denmark
kalj@elektro.dtu.dk

Michael A. E. Andersen
Department of Electrical Engineering
Technical University of Denmark
Kongens Lyngby, Denmark
ma@elektro.dtu.dk

Zhe Zhang
Department of Electrical Engineering
Technical University of Denmark
Kongens Lyngby, Denmark
zz@elektro.dtu.dk

Maria del Carmen
Department of Electrical Engineering
Technical University of Denmark
Kongens Lyngby, Denmark
line 5: email address

Abstract—Designing a switched-mode power supply includes the calculation of the loss in all of the different components: inductor, transformer, switches and capacitors. By combining all of the loss calculations, and providing a graphical user interface to the designer, the designer is able to get an understanding of the loss distribution and thereby the influence of each component on the complete design.

Keywords—dc-dc converter, low-loss, H-bridge, IFBB, SMPS

I. INTRODUCTION (HEADING 1)

Renewable energy systems, electrical vehicles and dc microgrids all require flexible and effective reversible dc power flows, making bidirectional dc-dc converters essential [1]–[4]. Often galvanic isolation is a requirement in order to avoid failures propagating through the system. A common way of achieving galvanic isolation is the use of a transformer, which can then also be used to increase the gain of the converter [5]. The plethora of bidirectional dc-dc topologies, and their derivations, can for high voltage gain be narrowed down to two common ones; the dual active bridge (DAB) and the isolated full bridge boost/buck (IFBB) [6], [7]. The IFBB is chosen as the focus of this paper due to a simpler control than the DAB. The simpler control comes at the cost of the IFBB being a hard switching topology, and thereby having higher switching losses than the DAB, which can achieve soft switching. The IFBB can be seen in Figure 1. The IFBB is chosen as an example for a visual approach to designing dc-dc converters because of its inclusion of the common components found in a converter: switches, inductor, capacitors and a transformer. The example program has been written in Python.

II. EASE OF USE

Before designing the dc-dc converter the system specification needs to be set. The system is defined by three of the following four specifications: input voltage, output voltage, input current and output current. Conversation of power will set the last system specification. At this point it would also make sense to choose the switching frequency ($f_{SW}$) of the converter, as that will influence the rest of the component designs.

The design of a dc-dc converter involves many different choices, including: core shape, core material, and winding strategy for the inductor (and transformer if it is included in the topology), and switches and capacitors. A summary of the needed steps can be seen in Figure 3 as a flowchart.

A. Inductor design

The first component to be designed is the inductor, since it will determine the ripple current in the converter, and thus it has an influence on the switching losses, the losses in the capacitors and the losses in the transformer. Once the inductor has been designed, the resulting ripple current needs...
to be used for the rest of the component design and choices.

For this example the inductor is chosen to be implemented as a planar inductor. Beside the shape and material of the core, also the number of windings of the inductor has a big influence on the inductance, and by extension the ripple current in the converter. The ripple current \( dI \) can be calculated from the voltage across the inductor \( (V_{\text{ind}}) \), the time period of the voltage \( (D_{\text{ind}} \text{ and } T_{\text{ind}}) \) and the inductance \( (L) \) as

\[
dI = \frac{V_{\text{ind}} D_{\text{ind}} T_{\text{ind}}}{L}.
\]  

(1)

The ripple current versus different number of turns are then shown visually in the program as seen in Figure 3. To make it easy to change between different core sizes and core materials, these are also included in the program as a button to click. Along with the ripple caused by the inductor, the losses that are dissipated in the inductor are also interesting, and should be considered at the same time as the ripple current – thus a tradeoff between losses, ripple current, number of turns and the size of the air gap in the core should be chosen. The losses in the inductor can be split into core and winding losses, where the core loss \( (P_{\text{core}}) \) are determined by the core shape, core material, switching frequency in the inductor \((\text{find})\) and the magnetic flux, as

\[
P_{\text{core}} = K f_{\text{ind}}^\alpha B_{\text{pk}}^\beta V_e,
\]  

(2)

where \( K, \alpha, \) and \( \beta \) are material constants (that can be calculated from the manufactures datasheets), and \( V_e \) is the effective volume of the chosen core [8], [9].

For calculating the winding loss \( (P_{\text{winding}}) \), first the dc resistance is found by

\[
R_{dc} = \frac{\rho l}{w t'}
\]  

(3)

where \( \rho \) is the resistivity of the material, \( l \) is the length of the trace, \( w \) is the width of the trace and \( t' \) is the thickness of the trace. Next the ac resistance \( (R_{ac}) \) can be found by [9]

\[
R_{ac} = R_{dc}(2m^2 - 2m + 1) \sinh(2\varphi) + \sin(2\varphi) \cosh(2\varphi) - \cos(2\varphi)
\]  

(4)

\[
- 4m(m - 1) \sinh(\varphi) \cos(\varphi) + \cos(\varphi) \sin(\varphi) \cosh(2\varphi) - \cos(2\varphi)
\]

where \( \varphi = h/\delta \), and \( h \) is the thickness of the copper traces and \( \delta \) the skin depth of copper at the switching frequency. \( m \) is the ratio of magneto-motive force \((\text{MMF})\) to the layer ampere-turns and is given by

\[
m = \frac{\text{MMF}(h_1)}{\text{MMF}(h_1) - \text{MMF}(h_0)}
\]  

(5)

where \( h_1 \) and \( h_0 \) is representing the two layers of the inductor being analyzed.

Now the loss in the winding can be calculated by multiplying the resistances with the square of the respective dc and ac currents as

\[\text{Figure 3: Flowchart showing the design process of a dc-dc converter}\]

\[\text{Figure 2: The interface of the inductor choices, along with the results when using it.}\]
\[ P_{\text{winding}} = R_{\text{dc}} I_{\text{in}}^2 + R_{\text{ac}} \left( \frac{dI}{\sqrt{3}} \right). \]  

\( (6) \)

**B. Transformer design**

The transformer is also made as a planar transformer using a printed circuit board (PCB), and it has the same core shapes and materials available as the inductor. When calculating the loss in the transformer, the interleaving between primary and secondary windings has to be considered [10]. This means that the losses will be changing depending on interleaving strategy, where the simplest approach is to have a complete interleave of primary and secondary layers, which results in \( m = 1 \). The rest of the loss calculation for the transformer are exactly as for the inductor.

**C. Choosing switches**

The switches should be chosen so that they are rated for the voltage and current conditions that they are going to experience. This means that an analysis of all waveforms in the converter should be done, and is here plotted in Figure 4 right side, where the top left figure shows the voltages and the lower left graph shows the current.

For this design program the choice was made to calculate GaN FETs, and split the losses into conduction and switching. The conduction loss is calculated by using the on resistance of the device \( (R_{\text{ds,on}}) \) and multiply it by the current through the device squared as

\[ P_{\text{conduction}} = R_{\text{ds,on}} I^2, \]

\( (7) \)

The switching loss can be split into four different parts: the switch on loss, the switch off loss, the output capacitance loss and the loss occurring from the capacitance of the switching node, which here will be taking as the output capacitance of the other switch in the half-bridge. The switch on loss is calculated using (9) from [11] and is given as

\[ P_{\text{on}} = \frac{V_{\text{bus}} I_{\text{DSf}} f_{\text{sw}}}{2} \left( Q_{\text{GD}} R_{\text{Gon}} \right) \left( \frac{V_{\text{DR}} - V_{\text{pl}}}{V_{\text{DR}} - \left( \frac{V_{\text{pl}} + V_{\text{th}}}{2} \right)} \right) \]

\( (8) \)

and the switch off loss is calculated as

\[ P_{\text{off}} = \frac{V_{\text{bus}} I_{\text{DSf}} f_{\text{sw}}}{2} \left( Q_{\text{GSS2}} (R_{\text{Gon}} + R_{\text{Csi}}) \right) \left( \frac{V_{\text{pl}} + V_{\text{th}}}{2} \right) \]

\( (9) \)

On top of the switching losses there will also be losses in the output capacitor and the switching node capacitance [12]. Both of these losses can be calculated the same way as

\[ P_{\text{oss}} = f_{\text{sw}} \int_0^{V_{\text{bus}}} V_{\text{DS}} C_{\text{oss}} dV_{\text{DS}} \]

\( (10) \)

and

\[ P_{\text{qoss}} = f_{\text{sw}} \int_0^{V_{\text{bus}}} (V_{\text{bus}} - V_{\text{DS}}) C_{\text{oss}} dV_{\text{DS}} \]

\( (11) \)

where the parameters used in (8), (9), (10) and (11) are explained in Table 1. The parameters are a combination of datasheet values and system values. The loss calculation can

\begin{table}[h]
\centering
\begin{tabular}{|l|l|}
\hline
Parameter & Description \\
\hline
\textit{V}_{\text{bus}} & Applied voltage across \( V_{\text{DS}} \) of the transistor \\
\textit{I}_{\text{DS}} & Current through the transistor \\
\textit{f}_{\text{sw}} & Switching frequency \\
\textit{Q}_{\text{GD}} & Gate charge required to leave the plateau \\
\textit{R}_{\text{Gon}} & Gate resistor for turn on \\
\textit{V}_{\text{DR}} & Gate drive voltage \\
\textit{V}_{\text{pl}} & Gate plateau voltage at \( Q_{\text{GD}} \) \\
\textit{Q}_{\text{GSS2}} & Gate charge required to reach the plateau voltage \\
\textit{R}_{\text{Csi}} & Resistor equivalent from the common source inductor \\
\textit{V}_{\text{th}} & Gate threshold voltage \\
\textit{R}_{\text{Goff}} & Gate resistor for turn off \\
\textit{C}_{\text{oss}} & Output capacitance \\
\hline
\end{tabular}
\end{table}
be seen in Figure 4 to the right, where the losses have been split in conduction and switching loss.

D. Choosing capacitors

Both the input and output capacitor needs to be chosen so that the voltage ripple caused due to the charging and discharging of the inductor are acceptable, and so that the losses in the capacitor also stays low. The capacitance needed can be calculated based on the triangular waveform of the inductor current seen in Figure 5 middle row to the left. The minimum input capacitance \( C_{\text{in},\text{min}} \) can thus be determined based on

\[
C_{\text{in},\text{min}} = \frac{dI}{16 f_{\text{sw}} dV_{\text{in},\text{pp}}},
\]

where \( dV_{\text{in},\text{pp}} \) is the allowable voltage ripple. For the output capacitor the current waveform is a square, as seen in Figure 5 middle row to the right, resulting in a minimum output capacitance of

\[
C_{\text{out},\text{min}} = \frac{I_o}{4 f_{\text{sw}} dV_{\text{out},\text{pp}}},
\]

where \( dV_{\text{out},\text{pp}} \) is the allowable output voltage ripple and \( I_o \) is the output current. Figure 5 top graphs shows the voltage ripple with the chosen capacitance.

To calculate the loss in the capacitors, first the rms
current $I_{\text{Cin, rms}}$ and $I_{\text{Cout, rms}}$ through them are calculated as

$$I_{\text{Cin, rms}} = \frac{dI}{\sqrt{3}}$$  \hspace{1cm} (14)

and by multiplying with the series resistance ($ESR_{\text{Cin}}$) the loss in the input capacitor is

$$P_{\text{Cin}} = I_{\text{Cin, rms}}^2 \times ESR_{\text{Cin}}.$$  \hspace{1cm} (15)

For the output capacitor the rms current is

$$I_{\text{Cout, rms}} = I_o \frac{1 - 2D}{\sqrt{2D - 2}}$$  \hspace{1cm} (16)

and the loss is

$$P_{\text{Cout}} = I_{\text{Cout, rms}}^2 \times ESR_{\text{Cin}}.$$  \hspace{1cm} (17)

The losses of the capacitor can be seen in Figure 5 bottom graphs.

III. COMPLETE DESIGN

Once all of the individual elements has been added to program, they can be combined in a complete loss picture as shown in Figure 6, where the efficiency is shown along with a breakdown of the different elements contribution to the losses. The loss breakdown can be viewed at different operating condition, giving the means to see what is degrading the efficiency at any operating condition.

With the visual approach two designs can be compared side-by-side as shown in Figure 7, to see which design is performing best, but also to see what the differences between the two designs are.

IV. CONCLUSION

This paper illustrates a way to visualize the design process of a dc-dc converter, so that a better understanding of the different choices / trade-offs of the converter design can be gained. Suggestions on how to visualize each component design are included, and an example of a gathered program that shows all of the choices at once.

REFERENCES

![Figure 7: Comparison between a low efficiency design on the left, and a higher efficiency design on the right.](image-url)


