Worst-case execution time analysis-driven object cache design

Publication: Research - peer-reviewJournal article – Annual report year: 2011

Standard

Worst-case execution time analysis-driven object cache design. / Huber, Benedikt; Puffitsch, Wolfgang; Schoeberl, Martin.

In: Concurrency and Computation: Practice & Experience, Vol. 24, No. 8, 2012, p. 753-771.

Publication: Research - peer-reviewJournal article – Annual report year: 2011

Harvard

APA

CBE

MLA

Vancouver

Author

Huber, Benedikt; Puffitsch, Wolfgang; Schoeberl, Martin / Worst-case execution time analysis-driven object cache design.

In: Concurrency and Computation: Practice & Experience, Vol. 24, No. 8, 2012, p. 753-771.

Publication: Research - peer-reviewJournal article – Annual report year: 2011

Bibtex

@article{00ae4983991e4be187577526227e4adb,
title = "Worst-case execution time analysis-driven object cache design",
keywords = "Real-time systems, Data cache, Worst-case execution time analysis, Time-predictable computer architecture",
publisher = "John/Wiley & Sons Ltd.",
author = "Benedikt Huber and Wolfgang Puffitsch and Martin Schoeberl",
year = "2012",
doi = "10.1002/cpe.1763",
volume = "24",
number = "8",
pages = "753--771",
journal = "Concurrency and Computation: Practice & Experience",
issn = "1532-0626",

}

RIS

TY - JOUR

T1 - Worst-case execution time analysis-driven object cache design

A1 - Huber,Benedikt

A1 - Puffitsch,Wolfgang

A1 - Schoeberl,Martin

AU - Huber,Benedikt

AU - Puffitsch,Wolfgang

AU - Schoeberl,Martin

PB - John/Wiley & Sons Ltd.

PY - 2012

Y1 - 2012

N2 - Hard real‐time systems need a time‐predictable computing platform to enable static worst‐case execution time (WCET) analysis. All performance‐enhancing features need to be WCET analyzable. However, standard data caches containing heap‐allocated data are very hard to analyze statically. In this paper we explore a new object cache design, which is driven by the capabilities of static WCET analysis. Simulations of standard benchmarks estimating the expected average case performance usually drive computer architecture design. The design decisions derived from this methodology do not necessarily result in a WCET analysis‐friendly design. Aiming for a time‐predictable design, we therefore propose to employ WCET analysis techniques for the design space exploration of processor architectures. We evaluated different object cache configurations using static analysis techniques. The number of field accesses that can be statically classified as hits is considerable. The analyzed number of cache miss cycles is 3–46% of the access cycles needed without a cache, which agrees with trends obtained using simulations. Standard data caches perform comparably well in the average case, but accesses to heap data result in overly pessimistic WCET estimations. We therefore believe that an early architecture exploration by means of static timing analysis techniques helps to identify configurations suitable for hard real‐time systems.

AB - Hard real‐time systems need a time‐predictable computing platform to enable static worst‐case execution time (WCET) analysis. All performance‐enhancing features need to be WCET analyzable. However, standard data caches containing heap‐allocated data are very hard to analyze statically. In this paper we explore a new object cache design, which is driven by the capabilities of static WCET analysis. Simulations of standard benchmarks estimating the expected average case performance usually drive computer architecture design. The design decisions derived from this methodology do not necessarily result in a WCET analysis‐friendly design. Aiming for a time‐predictable design, we therefore propose to employ WCET analysis techniques for the design space exploration of processor architectures. We evaluated different object cache configurations using static analysis techniques. The number of field accesses that can be statically classified as hits is considerable. The analyzed number of cache miss cycles is 3–46% of the access cycles needed without a cache, which agrees with trends obtained using simulations. Standard data caches perform comparably well in the average case, but accesses to heap data result in overly pessimistic WCET estimations. We therefore believe that an early architecture exploration by means of static timing analysis techniques helps to identify configurations suitable for hard real‐time systems.

KW - Real-time systems

KW - Data cache

KW - Worst-case execution time analysis

KW - Time-predictable computer architecture

U2 - 10.1002/cpe.1763

DO - 10.1002/cpe.1763

JO - Concurrency and Computation: Practice & Experience

JF - Concurrency and Computation: Practice & Experience

SN - 1532-0626

IS - 8

VL - 24

SP - 753

EP - 771

ER -