Techniques for Leakage Power Reduction in Nanoscale Circuits: A Survey

Publication: Research - peer-reviewReport – Annual report year: 2007

Documents

View graph of relations

This report surveys progress in the field of designing low power especially low leakage CMOS circuits in deep submicron era. The leakage mechanism and various recently proposed run time leakage reduction techniques are presented. Two designs from Cadence and Sony respectively, which can represent current industrial application of these techniques, are also illustrated.
Original languageEnglish
Publication date2007
PublisherInformatics and Mathematical Modelling, Technical University of Denmark, DTU
StatePublished
Download as:
Download as PDF
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
PDF
Download as HTML
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
HTML
Download as Word
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
Word

Download statistics

No data available

ID: 2837270