Publication: Research - peer-review › Article in proceedings – Annual report year: 2011
We outline and evaluate hardware extensions to an integer processor pipeline which allow IEEE 754 oating point, FP, addition to be eciently implemented in software. With a very moderate increase in hardware resources, our perfor- mance evaluation shows that, for a benchmark that executes 12.5% FP addition instructions, our approach exhibits a rel- ative slowdown of 3.38 to 15.15 as compared to dedicated hardware. This is a signicant improvement of pure software emulation which leads to relative slowdowns up to 45.33.
|Title||Proceedings of the Fourth Swedish Workshop on Multicore Computing|
|Conference||Swedish Workshop on Multicore Computing|
|Period||01-01-11 → …|
Loading map data...
No data available