High-level synthesis of asynchronous circuits from control data flow graph representations - DTU Orbit (09/01/2019)

Nielsen, SF, Sparsø, J, Madsen, J, Hammerstoft, J-P & Hansen, JS 2002, High-level synthesis of asynchronous circuits from control data flow graph representations. in Second ACiD-WG Workshop (of the european commission's fifth framework programme), Munich, Germany 28-29 January.