Compiling graphical real-time specifications into silicon

Publication: Research - peer-reviewArticle in proceedings – Annual report year: 1998

View graph of relations

The basic algorithms underlying an automatic hardware synthesis environment using fully formal graphical requirements specifications as source language are outlined. The source language is real-time symbolic timing diagrams [FeyerabendJosko97], which are a metric-time temporal logic such that hard real-time constraints have to be dealt with. While automata-theoretic methods based on translating the specification to a finite automaton and constructing a winning strategy in the resulting omega-regular game could in principle be used, and do indeed provide the core algorithm, complexity withstands practical application of these methods. Therefore, a compositional extension is explored, which yields modular synthesis of multi-component controllers. Based on this, a second extension is proposed for efficiently dealing with hard real-time constraints.
Original languageEnglish
Title of host publicationFormal Techniques in Real-Time and Fault-Tolerant Systems. 5th International Symposium, FTRTFT'98. Proceedings
PublisherSpringer Verlag
Publication date1998
Pages272-281
ISBN (print)3 540 65003 2
StatePublished

Conference

Conference5th International Symposium Formal Techniques in Real-Time and Fault-Tolerant Systems
Number5
CountryDenmark
CityKgs. Lyngby
Period14/09/9818/09/98
Internet addresshttp://www.informatik.uni-trier.de/~ley/db/conf/ftrtft/ftrtft1998.html
Download as:
Download as PDF
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
PDF
Download as HTML
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
HTML
Download as Word
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
Word

ID: 2836068