Analytical derivation of traffic patterns in cache-coherent shared-memory systems
Publication: Research - peer-review › Journal article – Annual report year: 2011
This paper presents an analytical method to derive the worst-case traffic pattern caused by a task graph mapped to a cache-coherent shared-memory system. Our analysis allows designers to rapidly evaluate the impact of different mappings of tasks to IP cores on the traffic pattern. The accuracy varies with the application’s data sharing pattern, and is around 65% in the average case and 1% in the best case when considering the traffic pattern as a whole. For individual connections, our method produces tight worst-case bandwidths.
| Original language | English |
|---|---|
| Journal | Microprocessors and Microsystems |
| Publication date | 2011 |
| Volume | 35 |
| Journal number | 7 |
| Pages | 632-642 |
| ISSN | 0141-9331 |
| DOIs | |
| State | Published |
| Citations | Web of Science® Times Cited: 0 |
|---|
Keywords
- Traffic patterns, Shared-memory systems, Task graphs
ID: 5896896