A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems

Publication: Research - peer-reviewArticle in proceedings – Annual report year: 2012

View graph of relations

This paper explores the design of a circuit-switched network-on-chip (NoC) based on time-division-multiplexing (TDM) for use in hard real-time systems. Previous work has primarily considered application-specific systems. The work presented here targets general-purpose hardware platforms. We consider a system with IP-cores, where the TDM-NoC must provide directed virtual circuits - all with the same bandwidth - between all nodes. This may not be a frequent scenario, but a general platform should provide this capability, and it is an interesting point in the design space to study. The paper presents an FPGA-friendly hardware design, which is simple, fast, and consumes minimal resources. Furthermore, an algorithm to find minimum-period schedules for all-to-all virtual circuits on top of typical physical NoC topologies like 2D-mesh, torus, bidirectional torus, tree, and fat-tree is presented. The static schedule makes the NoC time-predictable and enables worst-case execution time analysis of communicating real-time tasks.
Original languageEnglish
Title of host publication2012 Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS)
PublisherIEEE
Publication date2012
Pages152-160
ISBN (print)978-1-4673-0973-8
DOIs
StatePublished

Conference

Conference6th ACM/IEEE International Symposium on Networks-on-Chip
Number6
CountryDenmark
CityLyngby
Period09/05/1211/05/12
Internet addresshttp://www2.imm.dtu.dk/projects/nocs_2012/nocs/Home.html
CitationsWeb of Science® Times Cited: No match on DOI
Download as:
Download as PDF
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
PDF
Download as HTML
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
HTML
Download as Word
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
Word

ID: 9862371