A digitally controlled 2.4-GHz oscillator in 65-nm CMOS

Publication: Research - peer-reviewConference article – Annual report year: 2009

Without internal affiliation

Standard

A digitally controlled 2.4-GHz oscillator in 65-nm CMOS. / Xu, Liangge; Lindfors, Saska; Stadius, Kari; Ryynanen, Jussi.

In: Analog Integrated Circuits and Signal Processing, Vol. 58, No. 1, 2009, p. 35-42.

Publication: Research - peer-reviewConference article – Annual report year: 2009

Harvard

APA

CBE

MLA

Vancouver

Author

Xu, Liangge; Lindfors, Saska; Stadius, Kari; Ryynanen, Jussi / A digitally controlled 2.4-GHz oscillator in 65-nm CMOS.

In: Analog Integrated Circuits and Signal Processing, Vol. 58, No. 1, 2009, p. 35-42.

Publication: Research - peer-reviewConference article – Annual report year: 2009

Bibtex

@article{d33ecfc383e348d38fc0d69696f16c07,
title = "A digitally controlled 2.4-GHz oscillator in 65-nm CMOS",
publisher = "Springer New York LLC",
author = "Liangge Xu and Saska Lindfors and Kari Stadius and Jussi Ryynanen",
year = "2009",
doi = "10.1007/s10470-008-9178-5",
volume = "58",
number = "1",
pages = "35--42",
journal = "Analog Integrated Circuits and Signal Processing",
issn = "0925-1030",

}

RIS

TY - CONF

T1 - A digitally controlled 2.4-GHz oscillator in 65-nm CMOS

A1 - Xu,Liangge

A1 - Lindfors,Saska

A1 - Stadius,Kari

A1 - Ryynanen,Jussi

AU - Xu,Liangge

AU - Lindfors,Saska

AU - Stadius,Kari

AU - Ryynanen,Jussi

PB - Springer New York LLC

PY - 2009

Y1 - 2009

N2 - This article presents a 2.4-GHz digitally controlled oscillator (DCO) for the ISM band. The circuit is designed using a 65-nm CMOS technology with an operating voltage of 1.2 V. The DCO comprises an LC oscillator core and the digital interface logic. The measured total frequency range is from 2.26 to 3.04 GHz. Its frequency quantization step is approximately 20 kHz, and using a digital I I"-modulator pound (SDM), its effective frequency resolution is better than 1 kHz. Current consumption of the oscillator core is tunable through a 6-bit digital word. The measured phase noise is -122 dBc/Hz at 1-MHz offset frequency with 4.8-mA current consumption.

AB - This article presents a 2.4-GHz digitally controlled oscillator (DCO) for the ISM band. The circuit is designed using a 65-nm CMOS technology with an operating voltage of 1.2 V. The DCO comprises an LC oscillator core and the digital interface logic. The measured total frequency range is from 2.26 to 3.04 GHz. Its frequency quantization step is approximately 20 kHz, and using a digital I I"-modulator pound (SDM), its effective frequency resolution is better than 1 kHz. Current consumption of the oscillator core is tunable through a 6-bit digital word. The measured phase noise is -122 dBc/Hz at 1-MHz offset frequency with 4.8-mA current consumption.

U2 - 10.1007/s10470-008-9178-5

DO - 10.1007/s10470-008-9178-5

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

IS - 1

VL - 58

SP - 35

EP - 42

ER -