A Behavioral Synthesis Frontend to the Haste/TiDE Design Flow

Publication: Research - peer-reviewArticle in proceedings – Annual report year: 2009

View graph of relations

This paper presents a complete design tool which performs automatic behavioral synthesis of asynchronous circuits (resource sharing, scheduling and binding). The tool targets a traditional control-datapath-style template architecture. Within the limitations set by this template architecture it is possible to optimize for area (which is our main focus) or for speed. This is done by simply using different cost functions. Input to the tool is a behavioral description in the Haste language, and output from the tool is a Haste program escribing the synthesized implementation consisting of a datapath and a controller. The tool may be seen as an add-on to the Haste/TiDE tool flow, and it can be used to automatically optimize parts of a design and to quickly xplore alternative optimizations. The paper outlines the design flow, explains key elements of the design tool, and presents a number of benchmark results.
Original languageEnglish
Title of host publicationProceedings of the 15th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'09)
PublisherIEEE Computer Society Press
Publication date2009
Pages185-194
DOIs
StatePublished

Conference

Conference15th IEEE International Symposium on Asynchronous Circuits and Systems
Period01/01/09 → …

Bibliographical note

Best Paper Finalist

CitationsWeb of Science® Times Cited: No match on DOI
Download as:
Download as PDF
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
PDF
Download as HTML
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
HTML
Download as Word
Select render style:
APAAuthorCBEHarvardMLAStandardVancouverShortLong
Word

ID: 3432863